debian/config/mips, debian/config/mipsel: Unify endianess selection.

svn path=/dists/trunk/linux-2.6/; revision=14496
This commit is contained in:
Bastian Blank 2009-10-29 11:05:14 +00:00
parent 9427eb9276
commit 2d421e68f6
13 changed files with 8 additions and 44 deletions

View File

@ -1,6 +1,10 @@
##
## file: arch/mips/Kconfig
##
## choice: Endianess selection
CONFIG_CPU_BIG_ENDIAN=y
# CONFIG_CPU_LITTLE_ENDIAN is not set
## end choice
CONFIG_SECCOMP=y
##

View File

@ -32,10 +32,6 @@ CONFIG_MIPS_MALTA=y
# CONFIG_SNI_RM is not set
# CONFIG_WR_PPMC is not set
## end choice
## choice: Endianess selection
CONFIG_CPU_BIG_ENDIAN=y
# CONFIG_CPU_LITTLE_ENDIAN is not set
## end choice
## choice: CPU type
CONFIG_CPU_MIPS32_R1=y
# CONFIG_CPU_MIPS32_R2 is not set

View File

@ -33,10 +33,6 @@ CONFIG_MIPS_MALTA=y
# CONFIG_SNI_RM is not set
# CONFIG_WR_PPMC is not set
## end choice
## choice: Endianess selection
CONFIG_CPU_BIG_ENDIAN=y
# CONFIG_CPU_LITTLE_ENDIAN is not set
## end choice
## choice: CPU type
# CONFIG_CPU_MIPS32_R1 is not set
# CONFIG_CPU_MIPS32_R2 is not set

View File

@ -28,10 +28,6 @@ CONFIG_SGI_IP22=y
# CONFIG_SIBYTE_SENTOSA is not set
# CONFIG_SIBYTE_BIGSUR is not set
## end choice
## choice: Endianess selection
CONFIG_CPU_BIG_ENDIAN=y
# CONFIG_CPU_LITTLE_ENDIAN is not set
## end choice
CONFIG_ARC_CONSOLE=y
## choice: CPU type
# CONFIG_CPU_MIPS32_R1 is not set

View File

@ -28,10 +28,6 @@ CONFIG_SGI_IP32=y
# CONFIG_SIBYTE_SENTOSA is not set
# CONFIG_SIBYTE_BIGSUR is not set
## end choice
## choice: Endianess selection
CONFIG_CPU_BIG_ENDIAN=y
# CONFIG_CPU_LITTLE_ENDIAN is not set
## end choice
## choice: CPU type
# CONFIG_CPU_MIPS32_R1 is not set
# CONFIG_CPU_MIPS32_R2 is not set

View File

@ -28,10 +28,6 @@ CONFIG_SIBYTE_SWARM=y
# CONFIG_SIBYTE_SENTOSA is not set
# CONFIG_SIBYTE_BIGSUR is not set
## end choice
## choice: Endianess selection
CONFIG_CPU_BIG_ENDIAN=y
# CONFIG_CPU_LITTLE_ENDIAN is not set
## end choice
## choice: CPU type
# CONFIG_CPU_MIPS32_R1 is not set
# CONFIG_CPU_MIPS32_R2 is not set

View File

@ -28,10 +28,6 @@
# CONFIG_SIBYTE_SENTOSA is not set
CONFIG_SIBYTE_BIGSUR=y
## end choice
## choice: Endianess selection
CONFIG_CPU_BIG_ENDIAN=y
# CONFIG_CPU_LITTLE_ENDIAN is not set
## end choice
## choice: CPU type
# CONFIG_CPU_MIPS32_R1 is not set
# CONFIG_CPU_MIPS32_R2 is not set

View File

@ -1,6 +1,10 @@
##
## file: arch/mips/Kconfig
##
## choice: Endianess selection
# CONFIG_CPU_BIG_ENDIAN is not set
CONFIG_CPU_LITTLE_ENDIAN=y
## end choice
CONFIG_SECCOMP=y
##

View File

@ -32,10 +32,6 @@ CONFIG_MIPS_MALTA=y
# CONFIG_SNI_RM is not set
# CONFIG_WR_PPMC is not set
## end choice
## choice: Endianess selection
# CONFIG_CPU_BIG_ENDIAN is not set
CONFIG_CPU_LITTLE_ENDIAN=y
## end choice
## choice: CPU type
CONFIG_CPU_MIPS32_R1=y
# CONFIG_CPU_MIPS32_R2 is not set

View File

@ -33,10 +33,6 @@ CONFIG_MIPS_MALTA=y
# CONFIG_SNI_RM is not set
# CONFIG_WR_PPMC is not set
## end choice
## choice: Endianess selection
# CONFIG_CPU_BIG_ENDIAN is not set
CONFIG_CPU_LITTLE_ENDIAN=y
## end choice
## choice: CPU type
# CONFIG_CPU_MIPS32_R1 is not set
# CONFIG_CPU_MIPS32_R2 is not set

View File

@ -23,10 +23,6 @@ CONFIG_MIPS_COBALT=y
# CONFIG_SIBYTE_SENTOSA is not set
# CONFIG_SIBYTE_BIGSUR is not set
## end choice
## choice: Endianess selection
# CONFIG_CPU_BIG_ENDIAN is not set
CONFIG_CPU_LITTLE_ENDIAN=y
## end choice
## choice: CPU type
# CONFIG_CPU_MIPS32_R1 is not set
# CONFIG_CPU_MIPS32_R2 is not set

View File

@ -28,10 +28,6 @@ CONFIG_SIBYTE_SWARM=y
# CONFIG_SIBYTE_SENTOSA is not set
# CONFIG_SIBYTE_BIGSUR is not set
## end choice
## choice: Endianess selection
# CONFIG_CPU_BIG_ENDIAN is not set
CONFIG_CPU_LITTLE_ENDIAN=y
## end choice
## choice: CPU type
# CONFIG_CPU_MIPS32_R1 is not set
# CONFIG_CPU_MIPS32_R2 is not set

View File

@ -28,10 +28,6 @@
# CONFIG_SIBYTE_SENTOSA is not set
CONFIG_SIBYTE_BIGSUR=y
## end choice
## choice: Endianess selection
# CONFIG_CPU_BIG_ENDIAN is not set
CONFIG_CPU_LITTLE_ENDIAN=y
## end choice
## choice: CPU type
# CONFIG_CPU_MIPS32_R1 is not set
# CONFIG_CPU_MIPS32_R2 is not set