2012-02-23 09:09:07 +00:00
|
|
|
/*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; either version 2 of
|
|
|
|
* the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <init.h>
|
|
|
|
#include <common.h>
|
|
|
|
#include <io.h>
|
|
|
|
#include <sizes.h>
|
2014-03-14 08:43:09 +00:00
|
|
|
#include <mfd/imx6q-iomuxc-gpr.h>
|
2013-06-21 13:18:07 +00:00
|
|
|
#include <mach/imx6.h>
|
2012-11-29 11:36:57 +00:00
|
|
|
#include <mach/generic.h>
|
2013-06-04 13:07:57 +00:00
|
|
|
#include <mach/revision.h>
|
2013-12-18 12:10:29 +00:00
|
|
|
#include <mach/imx6-anadig.h>
|
2012-02-23 09:09:07 +00:00
|
|
|
#include <mach/imx6-regs.h>
|
2013-06-23 13:00:28 +00:00
|
|
|
#include <mach/generic.h>
|
2012-02-23 09:09:07 +00:00
|
|
|
|
2013-06-04 13:07:57 +00:00
|
|
|
#define SI_REV 0x260
|
|
|
|
|
2012-02-23 09:09:07 +00:00
|
|
|
void imx6_init_lowlevel(void)
|
|
|
|
{
|
|
|
|
void __iomem *aips1 = (void *)MX6_AIPS1_ON_BASE_ADDR;
|
|
|
|
void __iomem *aips2 = (void *)MX6_AIPS2_ON_BASE_ADDR;
|
2014-03-14 08:43:09 +00:00
|
|
|
void __iomem *iomux = (void *)MX6_IOMUXC_BASE_ADDR;
|
2013-12-18 12:10:29 +00:00
|
|
|
int is_imx6q = __imx6_cpu_type() == IMX6_CPUTYPE_IMX6Q;
|
2014-03-14 08:43:09 +00:00
|
|
|
uint32_t val;
|
2012-02-23 09:09:07 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Set all MPROTx to be non-bufferable, trusted for R/W,
|
|
|
|
* not forced to user-mode.
|
|
|
|
*/
|
|
|
|
writel(0x77777777, aips1);
|
|
|
|
writel(0x77777777, aips1 + 0x4);
|
|
|
|
writel(0, aips1 + 0x40);
|
|
|
|
writel(0, aips1 + 0x44);
|
|
|
|
writel(0, aips1 + 0x48);
|
|
|
|
writel(0, aips1 + 0x4c);
|
|
|
|
writel(0, aips1 + 0x50);
|
|
|
|
|
|
|
|
writel(0x77777777, aips2);
|
|
|
|
writel(0x77777777, aips2 + 0x4);
|
|
|
|
writel(0, aips2 + 0x40);
|
|
|
|
writel(0, aips2 + 0x44);
|
|
|
|
writel(0, aips2 + 0x48);
|
|
|
|
writel(0, aips2 + 0x4c);
|
|
|
|
writel(0, aips2 + 0x50);
|
|
|
|
|
|
|
|
/* enable all clocks */
|
|
|
|
writel(0xffffffff, 0x020c4068);
|
|
|
|
writel(0xffffffff, 0x020c406c);
|
|
|
|
writel(0xffffffff, 0x020c4070);
|
|
|
|
writel(0xffffffff, 0x020c4074);
|
|
|
|
writel(0xffffffff, 0x020c4078);
|
|
|
|
writel(0xffffffff, 0x020c407c);
|
|
|
|
writel(0xffffffff, 0x020c4080);
|
2013-12-18 12:10:29 +00:00
|
|
|
|
|
|
|
/* Due to hardware limitation, on MX6Q we need to gate/ungate all PFDs
|
|
|
|
* to make sure PFD is working right, otherwise, PFDs may
|
|
|
|
* not output clock after reset, MX6DL and MX6SL have added 396M pfd
|
|
|
|
* workaround in ROM code, as bus clock need it
|
|
|
|
*/
|
|
|
|
writel(BM_ANADIG_PFD_480_PFD3_CLKGATE |
|
|
|
|
BM_ANADIG_PFD_480_PFD2_CLKGATE |
|
|
|
|
BM_ANADIG_PFD_480_PFD1_CLKGATE |
|
|
|
|
BM_ANADIG_PFD_480_PFD0_CLKGATE,
|
|
|
|
MX6_ANATOP_BASE_ADDR + HW_ANADIG_PFD_480_SET);
|
|
|
|
writel(BM_ANADIG_PFD_528_PFD3_CLKGATE |
|
|
|
|
(is_imx6q ? BM_ANADIG_PFD_528_PFD2_CLKGATE : 0) |
|
|
|
|
BM_ANADIG_PFD_528_PFD1_CLKGATE |
|
|
|
|
BM_ANADIG_PFD_528_PFD0_CLKGATE,
|
|
|
|
MX6_ANATOP_BASE_ADDR + HW_ANADIG_PFD_528_SET);
|
|
|
|
|
|
|
|
writel(BM_ANADIG_PFD_480_PFD3_CLKGATE |
|
|
|
|
BM_ANADIG_PFD_480_PFD2_CLKGATE |
|
|
|
|
BM_ANADIG_PFD_480_PFD1_CLKGATE |
|
|
|
|
BM_ANADIG_PFD_480_PFD0_CLKGATE,
|
|
|
|
MX6_ANATOP_BASE_ADDR + HW_ANADIG_PFD_480_CLR);
|
|
|
|
writel(BM_ANADIG_PFD_528_PFD3_CLKGATE |
|
|
|
|
(is_imx6q ? BM_ANADIG_PFD_528_PFD2_CLKGATE : 0) |
|
|
|
|
BM_ANADIG_PFD_528_PFD2_CLKGATE |
|
|
|
|
BM_ANADIG_PFD_528_PFD1_CLKGATE |
|
|
|
|
BM_ANADIG_PFD_528_PFD0_CLKGATE,
|
|
|
|
MX6_ANATOP_BASE_ADDR + HW_ANADIG_PFD_528_CLR);
|
|
|
|
|
2014-03-14 08:43:09 +00:00
|
|
|
val = readl(iomux + IOMUXC_GPR4);
|
|
|
|
val |= IMX6Q_GPR4_VPU_WR_CACHE_SEL | IMX6Q_GPR4_VPU_RD_CACHE_SEL |
|
|
|
|
IMX6Q_GPR4_VPU_P_WR_CACHE_VAL | IMX6Q_GPR4_VPU_P_RD_CACHE_VAL_MASK |
|
|
|
|
IMX6Q_GPR4_IPU_WR_CACHE_CTL | IMX6Q_GPR4_IPU_RD_CACHE_CTL;
|
|
|
|
writel(val, iomux + IOMUXC_GPR4);
|
|
|
|
|
|
|
|
/* Increase IPU read QoS priority */
|
|
|
|
val = readl(iomux + IOMUXC_GPR6);
|
|
|
|
val &= ~(IMX6Q_GPR6_IPU1_ID00_RD_QOS_MASK | IMX6Q_GPR6_IPU1_ID01_RD_QOS_MASK);
|
|
|
|
val |= (0xf << 16) | (0x7 << 20);
|
|
|
|
writel(val, iomux + IOMUXC_GPR6);
|
|
|
|
|
|
|
|
val = readl(iomux + IOMUXC_GPR7);
|
|
|
|
val &= ~(IMX6Q_GPR7_IPU2_ID00_RD_QOS_MASK | IMX6Q_GPR7_IPU2_ID01_RD_QOS_MASK);
|
|
|
|
val |= (0xf << 16) | (0x7 << 20);
|
|
|
|
writel(val, iomux + IOMUXC_GPR7);
|
2012-02-23 09:09:07 +00:00
|
|
|
}
|
2012-09-03 08:18:09 +00:00
|
|
|
|
2013-06-23 13:00:28 +00:00
|
|
|
int imx6_init(void)
|
2012-09-03 08:18:09 +00:00
|
|
|
{
|
2013-06-21 13:18:07 +00:00
|
|
|
const char *cputypestr;
|
2013-06-04 13:07:57 +00:00
|
|
|
u32 rev;
|
|
|
|
u32 mx6_silicon_revision;
|
|
|
|
|
2012-11-29 11:36:57 +00:00
|
|
|
imx6_boot_save_loc((void *)MX6_SRC_BASE_ADDR);
|
|
|
|
|
2013-06-04 13:07:57 +00:00
|
|
|
rev = readl(MX6_ANATOP_BASE_ADDR + SI_REV);
|
|
|
|
switch (rev & 0xff) {
|
|
|
|
case 0x00:
|
|
|
|
mx6_silicon_revision = IMX_CHIP_REV_1_0;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 0x01:
|
|
|
|
mx6_silicon_revision = IMX_CHIP_REV_1_1;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 0x02:
|
|
|
|
mx6_silicon_revision = IMX_CHIP_REV_1_2;
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
mx6_silicon_revision = IMX_CHIP_REV_UNKNOWN;
|
|
|
|
}
|
|
|
|
|
2013-06-21 13:18:07 +00:00
|
|
|
switch (imx6_cpu_type()) {
|
|
|
|
case IMX6_CPUTYPE_IMX6Q:
|
2014-01-08 12:04:45 +00:00
|
|
|
cputypestr = "i.MX6 Quad";
|
|
|
|
break;
|
|
|
|
case IMX6_CPUTYPE_IMX6D:
|
|
|
|
cputypestr = "i.MX6 Dual";
|
2013-06-21 13:18:07 +00:00
|
|
|
break;
|
|
|
|
case IMX6_CPUTYPE_IMX6DL:
|
2014-01-08 12:04:45 +00:00
|
|
|
cputypestr = "i.MX6 DualLite";
|
|
|
|
break;
|
|
|
|
case IMX6_CPUTYPE_IMX6S:
|
|
|
|
cputypestr = "i.MX6 Solo";
|
2013-06-21 13:18:07 +00:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
cputypestr = "unknown i.MX6";
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
imx_set_silicon_revision(cputypestr, mx6_silicon_revision);
|
2013-06-04 13:07:57 +00:00
|
|
|
|
2013-06-23 13:00:28 +00:00
|
|
|
return 0;
|
|
|
|
}
|
2013-05-20 14:35:55 +00:00
|
|
|
|
2013-06-23 13:00:28 +00:00
|
|
|
int imx6_devices_init(void)
|
|
|
|
{
|
2012-09-30 15:44:06 +00:00
|
|
|
add_generic_device("imx-iomuxv3", 0, NULL, MX6_IOMUXC_BASE_ADDR, 0x1000, IORESOURCE_MEM, NULL);
|
2012-09-22 12:32:59 +00:00
|
|
|
add_generic_device("imx6-ccm", 0, NULL, MX6_CCM_BASE_ADDR, 0x4000, IORESOURCE_MEM, NULL);
|
2013-02-26 06:33:48 +00:00
|
|
|
add_generic_device("imx31-gpt", 0, NULL, MX6_GPT_BASE_ADDR, 0x1000, IORESOURCE_MEM, NULL);
|
2012-09-09 14:51:03 +00:00
|
|
|
add_generic_device("imx31-gpio", 0, NULL, MX6_GPIO1_BASE_ADDR, 0x4000, IORESOURCE_MEM, NULL);
|
|
|
|
add_generic_device("imx31-gpio", 1, NULL, MX6_GPIO2_BASE_ADDR, 0x4000, IORESOURCE_MEM, NULL);
|
|
|
|
add_generic_device("imx31-gpio", 2, NULL, MX6_GPIO3_BASE_ADDR, 0x4000, IORESOURCE_MEM, NULL);
|
|
|
|
add_generic_device("imx31-gpio", 3, NULL, MX6_GPIO4_BASE_ADDR, 0x4000, IORESOURCE_MEM, NULL);
|
|
|
|
add_generic_device("imx31-gpio", 4, NULL, MX6_GPIO5_BASE_ADDR, 0x4000, IORESOURCE_MEM, NULL);
|
|
|
|
add_generic_device("imx31-gpio", 5, NULL, MX6_GPIO6_BASE_ADDR, 0x4000, IORESOURCE_MEM, NULL);
|
|
|
|
add_generic_device("imx31-gpio", 6, NULL, MX6_GPIO7_BASE_ADDR, 0x4000, IORESOURCE_MEM, NULL);
|
2012-10-05 09:36:56 +00:00
|
|
|
add_generic_device("imx21-wdt", 0, NULL, MX6_WDOG1_BASE_ADDR, 0x4000, IORESOURCE_MEM, NULL);
|
2013-01-17 13:30:44 +00:00
|
|
|
add_generic_device("imx6-usb-misc", 0, NULL, MX6_USBOH3_USB_BASE_ADDR + 0x800, 0x100, IORESOURCE_MEM, NULL);
|
2012-09-03 08:18:09 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|