NAND Flash SMC timings update (nwe_pulse) for calao board based on AT91SAM9G20 SoC
Signed-off-by: Gregory Hermant <gregory.hermant@calao-systems.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
parent
93cd86f6e6
commit
03a37761fb
|
@ -89,7 +89,7 @@ static struct sam9_smc_config tny_a9g20_nand_smc_config = {
|
|||
.ncs_read_pulse = 4,
|
||||
.nrd_pulse = 4,
|
||||
.ncs_write_pulse = 4,
|
||||
.nwe_pulse = 2,
|
||||
.nwe_pulse = 4,
|
||||
|
||||
.read_cycle = 7,
|
||||
.write_cycle = 7,
|
||||
|
|
|
@ -90,7 +90,7 @@ static struct sam9_smc_config usb_a9g20_nand_smc_config = {
|
|||
.ncs_read_pulse = 4,
|
||||
.nrd_pulse = 4,
|
||||
.ncs_write_pulse = 4,
|
||||
.nwe_pulse = 2,
|
||||
.nwe_pulse = 4,
|
||||
|
||||
.read_cycle = 7,
|
||||
.write_cycle = 7,
|
||||
|
|
Loading…
Reference in New Issue