9
0
Fork 0

serial: imx: Support DTE mode

Based on Kernel commit 20ff2fe60a: serial: imx: add support for DTE mode

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
Sascha Hauer 2016-02-25 07:38:35 +01:00
parent 68a5d9c0eb
commit 246266c205
2 changed files with 10 additions and 2 deletions

View File

@ -55,6 +55,7 @@ static struct imx_serial_devtype_data imx21_data = {
struct imx_serial_priv {
struct console_device cdev;
int baudrate;
int dte_mode;
struct notifier_block notify;
void __iomem *regs;
struct clk *clk;
@ -93,9 +94,12 @@ static int imx_serial_init_port(struct console_device *cdev)
writel(0, regs + UBMR);
writel(0, regs + priv->devtype->uts);
/* Configure FIFOs */
writel(0xa81, regs + UFCR);
val = 0xa81;
if (priv->dte_mode)
val |= UFCR_DCEDTE;
writel(val, regs + UFCR);
if (priv->devtype->onems)
@ -240,6 +244,9 @@ static int imx_serial_probe(struct device_d *dev)
}
}
if (of_property_read_bool(dev->device_node, "fsl,dte-mode"))
priv->dte_mode = 1;
imx_serial_init_port(cdev);
/* Enable UART */

View File

@ -84,6 +84,7 @@
#define UFCR_RFDIV2 (0b100<<7) /* Reference freq divider mask */
#define UFCR_RFDIV1 (0b101<<7) /* Reference freq divider mask */
#define UFCR_RFDIV7 (0b110<<7) /* Reference freq divider mask */
#define UFCR_DCEDTE (1<<6) /* DCE/DTE mode select */
#define UFCR_TXTL_SHF 10 /* Transmitter trigger level shift */
#define USR1_PARITYERR (1<<15) /* Parity error interrupt flag */
#define USR1_RTSS (1<<14) /* RTS pin status */