sysmo-bts
/
barebox
9
0
Fork 0
Code Releases Activity

ARM: invalidate data caches during early init 

Some SoCs come up with invalid entries in the data cache. This can
lead to memory corruption when we enable them later, so invalidate
the caches early.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Tested-by: Lucas Stach <l.stach@pengutronix.de>
This commit is contained in:
Sascha Hauer 2013-05-15 21:11:47 +02:00
parent 465950ee64
commit 2827883911
4 changed files with 30 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
arch/arm/cpu/cache.c
View File

@ -134,3 +134,24 @@ void arm_early_mmu_cache_flush(void)
#endif
}
}
void v7_mmu_cache_invalidate(void);
void arm_early_mmu_cache_invalidate(void)
{
switch (arm_early_get_cpu_architecture()) {
case CPU_ARCH_ARMv4T:
case CPU_ARCH_ARMv5:
case CPU_ARCH_ARMv5T:
case CPU_ARCH_ARMv5TE:
case CPU_ARCH_ARMv5TEJ:
case CPU_ARCH_ARMv6:
asm volatile("mcr p15, 0, %0, c7, c6, 0\n" : : "r"(0));
return;
#ifdef CONFIG_CPU_32v7
case CPU_ARCH_ARMv7:
v7_mmu_cache_invalidate();
return;
#endif
}
}

2
arch/arm/cpu/start-pbl.c
View File

@ -59,6 +59,8 @@ static noinline __noreturn void __barebox_arm_entry(uint32_t membase,
endmem -= STACK_SIZE; /* stack */
arm_early_mmu_cache_invalidate();
if (IS_ENABLED(CONFIG_PBL_RELOCATABLE))
relocate_to_current_adr();

2
arch/arm/cpu/start.c
View File

@ -124,6 +124,8 @@ void __naked __noreturn barebox_arm_entry(uint32_t membase, uint32_t memsize,
{
arm_setup_stack(membase + memsize - 16);
arm_early_mmu_cache_invalidate();
__start(membase, memsize, boarddata);
}
#else

5
arch/arm/include/asm/cache.h
View File

@ -10,10 +10,15 @@ int arm_set_cache_functions(void);
#ifdef CONFIG_MMU
void arm_early_mmu_cache_flush(void);
void arm_early_mmu_cache_invalidate(void);
#else
static inline void arm_early_mmu_cache_flush(void)
{
}
static inline void arm_early_mmu_cache_invalidate(void)
{
}
#endif
#endif