sysmo-bts
/
barebox
9
0
Fork 0
Code Releases Activity

ARM: mvebu: add clock aliases for spi0/spi1 on Dove 

This adds clock aliases for spi controllers found on Dove to allow
spi driver to get tclk frequency.

Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
Sebastian Hesselbarth 2013-07-05 23:21:45 +02:00 committed by Sascha Hauer
parent 60bbb91577
commit 4ac64ec43f
2 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/mach-mvebu/dove.c
View File

@ -124,6 +124,8 @@ static int dove_init_soc(void)
dove_remap_mc_regs();
dove_init_clocks();
clkdev_add_physbase(tclk, (unsigned int)DOVE_TIMER_BASE, NULL);
clkdev_add_physbase(tclk, (unsigned int)DOVE_SPI0_BASE, NULL);
clkdev_add_physbase(tclk, (unsigned int)DOVE_SPI1_BASE, NULL);
add_generic_device("orion-timer", DEVICE_ID_SINGLE, NULL,
(unsigned int)DOVE_TIMER_BASE, 0x30,
IORESOURCE_MEM, NULL);

3
arch/arm/mach-mvebu/include/mach/dove-regs.h
View File

@ -33,6 +33,9 @@
#define DOVE_UART_BASE (DOVE_INT_REGS_BASE + 0x12000)
#define DOVE_UARTn_BASE(n) (DOVE_UART_BASE + ((n) * 0x100))
#define DOVE_SPI0_BASE (DOVE_INT_REGS_BASE + 0x10600)
#define DOVE_SPI1_BASE (DOVE_INT_REGS_BASE + 0x14600)
#define DOVE_BRIDGE_BASE (DOVE_INT_REGS_BASE + 0x20000)
#define INT_REGS_BASE_MAP 0x080
#define BRIDGE_RSTOUT_MASK 0x108