sysmo-bts
/
barebox
9
0
Fork 0
Code Releases Activity

ARM i.MX5: Allow to pass cpu clock to lowlevel init 

Some variants of the i.MX53 do not allow to run at 1GHz, so
pass a cpu frequency parameter to the lowlevel init function.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
Sascha Hauer 2012-02-13 11:37:37 +01:00
parent 99d72d3033
commit 54fc71251c
4 changed files with 10 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/boards/freescale-mx53-loco/board.c
View File

@ -155,7 +155,7 @@ static int loco_console_init(void)
{
mxc_iomux_v3_setup_multiple_pads(loco_pads, ARRAY_SIZE(loco_pads));
imx53_init_lowlevel();
imx53_init_lowlevel(1000);
imx53_add_uart0();
return 0;

2
arch/arm/boards/freescale-mx53-smd/board.c
View File

@ -160,7 +160,7 @@ static int smd_console_init(void)
{
mxc_iomux_v3_setup_multiple_pads(smd_pads, ARRAY_SIZE(smd_pads));
imx53_init_lowlevel();
imx53_init_lowlevel(1000);
imx53_add_uart0();
imx53_add_uart1();

9
arch/arm/mach-imx/imx53.c
View File

@ -47,11 +47,12 @@ static int imx53_init(void)
coredevice_initcall(imx53_init);
#define setup_pll_1000(base) imx5_setup_pll((base), 1000, ((10 << 4) + ((1 - 1) << 0)), (12 - 1), 5)
#define setup_pll_800(base) imx5_setup_pll((base), 800, ((8 << 4) + ((1 - 1) << 0)), (3 - 1), 1)
#define setup_pll_400(base) imx5_setup_pll((base), 400, ((8 << 4) + ((2 - 1) << 0)), (3 - 1), 1)
#define setup_pll_455(base) imx5_setup_pll((base), 455, ((9 << 4) + ((2 - 1) << 0)), (48 - 1), 23)
#define setup_pll_216(base) imx5_setup_pll((base), 216, ((8 << 4) + ((2 - 1) << 0)), (1 - 1), 1)
void imx53_init_lowlevel(void)
void imx53_init_lowlevel(unsigned int cpufreq_mhz)
{
void __iomem *ccm = (void __iomem *)MX53_CCM_BASE_ADDR;
u32 r;
@ -82,7 +83,11 @@ void imx53_init_lowlevel(void)
/* Switch ARM to step clock */
writel(0x4, ccm + MX5_CCM_CCSR);
setup_pll_1000((void __iomem *)MX53_PLL1_BASE_ADDR);
if (cpufreq_mhz == 1000)
setup_pll_1000((void __iomem *)MX53_PLL1_BASE_ADDR);
else
setup_pll_800((void __iomem *)MX53_PLL1_BASE_ADDR);
setup_pll_400((void __iomem *)MX53_PLL3_BASE_ADDR);
/* Switch peripheral to PLL3 */

2
arch/arm/mach-imx/include/mach/imx5.h
View File

@ -1,7 +1,7 @@
#ifndef __MACH_MX5_H
#define __MACH_MX5_H
void imx53_init_lowlevel(void);
void imx53_init_lowlevel(unsigned int cpufreq_mhz);
void imx51_init_lowlevel(void);
void imx5_setup_pll(void __iomem *base, int freq, u32 op, u32 mfd, u32 mfn);
void imx5_init_lowlevel(void);