ARM: am33xx: Add am33xx_ prefix to SoC specific functions
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
parent
78697ef74c
commit
5a4d27516e
|
@ -126,11 +126,11 @@ static int beaglebone_board_init(void)
|
|||
|
||||
/* Setup the PLLs and the clocks for the peripherals */
|
||||
if (is_beaglebone_black()) {
|
||||
pll_init(MPUPLL_M_500, 24, DDRPLL_M_400);
|
||||
am33xx_pll_init(MPUPLL_M_500, 24, DDRPLL_M_400);
|
||||
am335x_sdram_init(0x18B, &ddr3_cmd_ctrl, &ddr3_regs,
|
||||
&ddr3_data);
|
||||
} else {
|
||||
pll_init(MPUPLL_M_500, 24, DDRPLL_M_266);
|
||||
am33xx_pll_init(MPUPLL_M_500, 24, DDRPLL_M_266);
|
||||
am335x_sdram_init(0x18B, &ddr2_cmd_ctrl, &ddr2_regs,
|
||||
&ddr2_data);
|
||||
}
|
||||
|
|
|
@ -68,7 +68,7 @@ static int pcm051_board_init(void)
|
|||
if (am33xx_running_in_sdram())
|
||||
return 0;
|
||||
|
||||
pll_init(MPUPLL_M_600, 25, DDRPLL_M_303);
|
||||
am33xx_pll_init(MPUPLL_M_600, 25, DDRPLL_M_303);
|
||||
|
||||
am335x_sdram_init(0x18B, &MT41J256M8HX15E_2x256M8_cmd,
|
||||
&MT41J256M8HX15E_2x256M8_regs,
|
||||
|
|
|
@ -276,7 +276,7 @@ static void ddr_pll_config(int osc, int ddrpll_M)
|
|||
while ((__raw_readl(CM_IDLEST_DPLL_DDR) & 0x00000001) != 0x1);
|
||||
}
|
||||
|
||||
void enable_ddr_clocks(void)
|
||||
void am33xx_enable_ddr_clocks(void)
|
||||
{
|
||||
/* Enable the EMIF_FW Functional clock */
|
||||
__raw_writel(PRCM_MOD_EN, CM_PER_EMIF_FW_CLKCTRL);
|
||||
|
@ -293,7 +293,7 @@ void enable_ddr_clocks(void)
|
|||
/*
|
||||
* Configure the PLL/PRCM for necessary peripherals
|
||||
*/
|
||||
void pll_init(int mpupll_M, int osc, int ddrpll_M)
|
||||
void am33xx_pll_init(int mpupll_M, int osc, int ddrpll_M)
|
||||
{
|
||||
mpu_pll_config(mpupll_M, osc);
|
||||
core_pll_config(osc);
|
||||
|
|
|
@ -337,7 +337,7 @@ void am335x_sdram_init(int ioctrl, const struct am33xx_cmd_control *cmd_ctrl,
|
|||
{
|
||||
uint32_t val;
|
||||
|
||||
enable_ddr_clocks();
|
||||
am33xx_enable_ddr_clocks();
|
||||
|
||||
am33xx_config_vtp();
|
||||
|
||||
|
|
|
@ -184,7 +184,7 @@
|
|||
|
||||
#define CM_ALWON_GPMC_CLKCTRL CM_PER_GPMC_CLKCTRL
|
||||
|
||||
extern void pll_init(int mpupll_M, int osc, int ddrpll_M);
|
||||
extern void enable_ddr_clocks(void);
|
||||
void am33xx_pll_init(int mpupll_M, int osc, int ddrpll_M);
|
||||
void am33xx_enable_ddr_clocks(void);
|
||||
|
||||
#endif /* endif _AM33XX_CLOCKS_H_ */
|
||||
|
|
Loading…
Reference in New Issue