ARM: cpuimx51: Use custom padctrl for fec
The fec padctrl is different from what we have in the kernel iomux file. To be able to keep the iomux file in sync with the kernel, use a custom padctrl for the cpuimx51 board. Signed-off-by: Alexander Shiyan <shc_work@mail.ru> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
parent
8474cc900f
commit
5f82a0cd01
|
@ -55,23 +55,23 @@ static iomux_v3_cfg_t eukrea_cpuimx51_pads[] = {
|
|||
MX51_PAD_UART1_RTS__UART1_RTS,
|
||||
MX51_PAD_UART1_CTS__UART1_CTS,
|
||||
/* FEC */
|
||||
MX51_PAD_DISP2_DAT1__FEC_RX_ER,
|
||||
NEW_PAD_CTRL(MX51_PAD_DISP2_DAT1__FEC_RX_ER, MX51_PAD_CTRL_5),
|
||||
MX51_PAD_DISP2_DAT15__FEC_TDATA0,
|
||||
MX51_PAD_DISP2_DAT6__FEC_TDATA1,
|
||||
MX51_PAD_DISP2_DAT7__FEC_TDATA2,
|
||||
MX51_PAD_DISP2_DAT8__FEC_TDATA3,
|
||||
MX51_PAD_DISP2_DAT9__FEC_TX_EN,
|
||||
MX51_PAD_DISP2_DAT10__FEC_COL,
|
||||
MX51_PAD_DISP2_DAT11__FEC_RX_CLK,
|
||||
MX51_PAD_DISP2_DAT12__FEC_RX_DV,
|
||||
NEW_PAD_CTRL(MX51_PAD_DISP2_DAT10__FEC_COL, MX51_PAD_CTRL_5),
|
||||
NEW_PAD_CTRL(MX51_PAD_DISP2_DAT11__FEC_RX_CLK, MX51_PAD_CTRL_5),
|
||||
NEW_PAD_CTRL(MX51_PAD_DISP2_DAT12__FEC_RX_DV, MX51_PAD_CTRL_5),
|
||||
MX51_PAD_DISP2_DAT13__FEC_TX_CLK,
|
||||
MX51_PAD_DI2_PIN4__FEC_CRS,
|
||||
MX51_PAD_DI2_PIN2__FEC_MDC,
|
||||
MX51_PAD_DI2_PIN3__FEC_MDIO,
|
||||
NEW_PAD_CTRL(MX51_PAD_DI2_PIN3__FEC_MDIO, MX51_PAD_CTRL_5),
|
||||
MX51_PAD_DISP2_DAT14__FEC_RDATA0,
|
||||
MX51_PAD_DI2_DISP_CLK__FEC_RDATA1,
|
||||
MX51_PAD_DI_GP4__FEC_RDATA2,
|
||||
MX51_PAD_DISP2_DAT0__FEC_RDATA3,
|
||||
NEW_PAD_CTRL(MX51_PAD_DI_GP4__FEC_RDATA2, MX51_PAD_CTRL_5),
|
||||
NEW_PAD_CTRL(MX51_PAD_DISP2_DAT0__FEC_RDATA3, MX51_PAD_CTRL_5),
|
||||
MX51_PAD_DI_GP3__FEC_TX_ER,
|
||||
MX51_PAD_EIM_DTACK__GPIO2_31, /* LAN8700 reset pin */
|
||||
/* NAND */
|
||||
|
|
Loading…
Reference in New Issue