clocksource: mvebu: split initialization for Armada 370/XP
Timers found on Marvell Armada 370 and XP require different setup. While timer clock on Armada 370 can be derived from a divided reference clocks, Armada XP always uses a 25MHz reference. This also updates compatibles to destinguish timers for both SoCs and fixes some whitespace issues on defines. Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
This commit is contained in:
parent
7e750b691c
commit
7267215538
|
@ -19,24 +19,27 @@
|
|||
#include <linux/clk.h>
|
||||
#include <io.h>
|
||||
|
||||
#define TIMER_CTRL_OFF 0x0000
|
||||
#define TIMER0_EN 0x0001
|
||||
#define TIMER0_RELOAD_EN 0x0002
|
||||
#define TIMER0_25MHZ 0x0800
|
||||
#define TIMER0_DIV(div) ((div) << 19)
|
||||
#define TIMER1_EN 0x0004
|
||||
#define TIMER1_RELOAD_EN 0x0008
|
||||
#define TIMER1_25MHZ 0x1000
|
||||
#define TIMER1_DIV(div) ((div) << 22)
|
||||
#define TIMER_EVENTS_STATUS 0x0004
|
||||
#define TIMER0_CLR_MASK (~0x1)
|
||||
#define TIMER1_CLR_MASK (~0x100)
|
||||
#define TIMER0_RELOAD_OFF 0x0010
|
||||
#define TIMER0_VAL_OFF 0x0014
|
||||
#define TIMER1_RELOAD_OFF 0x0018
|
||||
#define TIMER1_VAL_OFF 0x001c
|
||||
#define TIMER_CTRL_OFF 0x0000
|
||||
#define TIMER0_EN BIT(0)
|
||||
#define TIMER0_RELOAD_EN BIT(1)
|
||||
#define TIMER0_25MHZ BIT(11)
|
||||
#define TIMER0_DIV(div) ((div) << 19)
|
||||
#define TIMER0_DIV_MASK TIMER0_DIV(0x7)
|
||||
#define TIMER1_EN BIT(2)
|
||||
#define TIMER1_RELOAD_EN BIT(3)
|
||||
#define TIMER1_25MHZ BIT(12)
|
||||
#define TIMER1_DIV(div) ((div) << 22)
|
||||
#define TIMER1_DIV_MASK TIMER1_DIV(0x7)
|
||||
#define TIMER_EVENTS_STATUS 0x0004
|
||||
#define TIMER0_CLR_MASK (~BIT(0))
|
||||
#define TIMER1_CLR_MASK (~BIT(9))
|
||||
#define TIMER0_RELOAD_OFF 0x0010
|
||||
#define TIMER0_VAL_OFF 0x0014
|
||||
#define TIMER1_RELOAD_OFF 0x0018
|
||||
#define TIMER1_VAL_OFF 0x001c
|
||||
|
||||
#define TIMER_DIVIDER_SHIFT 5
|
||||
#define TIMER_DIVIDER_SHIFT 5
|
||||
#define TIMER_DIVIDER BIT(TIMER_DIVIDER_SHIFT)
|
||||
|
||||
static __iomem void *timer_base;
|
||||
|
||||
|
@ -53,24 +56,35 @@ static struct clocksource cs = {
|
|||
|
||||
static int mvebu_timer_probe(struct device_d *dev)
|
||||
{
|
||||
struct clk *tclk;
|
||||
u32 val;
|
||||
struct clk *clk;
|
||||
u32 rate, div, val;
|
||||
|
||||
timer_base = dev_request_mem_region(dev, 0);
|
||||
tclk = clk_get(dev, NULL);
|
||||
|
||||
val = __raw_readl(timer_base + TIMER_CTRL_OFF);
|
||||
val &= ~TIMER0_25MHZ;
|
||||
val &= ~(TIMER0_25MHZ | TIMER0_DIV_MASK);
|
||||
if (of_device_is_compatible(dev->device_node,
|
||||
"marvell,armada-370-timer")) {
|
||||
clk = clk_get(dev, NULL);
|
||||
div = TIMER_DIVIDER;
|
||||
val |= TIMER0_DIV(TIMER_DIVIDER_SHIFT);
|
||||
rate = clk_get_rate(clk) / TIMER_DIVIDER;
|
||||
} else {
|
||||
clk = clk_get(dev, "fixed");
|
||||
div = 1;
|
||||
val |= TIMER0_25MHZ;
|
||||
rate = clk_get_rate(clk);
|
||||
}
|
||||
__raw_writel(val, timer_base + TIMER_CTRL_OFF);
|
||||
|
||||
__raw_writel(0xffffffff, timer_base + TIMER0_VAL_OFF);
|
||||
__raw_writel(0xffffffff, timer_base + TIMER0_RELOAD_OFF);
|
||||
|
||||
val = __raw_readl(timer_base + TIMER_CTRL_OFF);
|
||||
val |= TIMER0_EN | TIMER0_RELOAD_EN | TIMER0_DIV(TIMER_DIVIDER_SHIFT);
|
||||
val |= TIMER0_EN | TIMER0_RELOAD_EN;
|
||||
__raw_writel(val, timer_base + TIMER_CTRL_OFF);
|
||||
|
||||
cs.mult = clocksource_hz2mult(clk_get_rate(tclk), cs.shift);
|
||||
cs.mult = clocksource_hz2mult(rate, cs.shift);
|
||||
|
||||
init_clock(&cs);
|
||||
|
||||
|
@ -78,7 +92,8 @@ static int mvebu_timer_probe(struct device_d *dev)
|
|||
}
|
||||
|
||||
static struct of_device_id mvebu_timer_dt_ids[] = {
|
||||
{ .compatible = "marvell,armada-370-xp-timer", },
|
||||
{ .compatible = "marvell,armada-370-timer", },
|
||||
{ .compatible = "marvell,armada-xp-timer", },
|
||||
{ }
|
||||
};
|
||||
|
||||
|
|
Loading…
Reference in New Issue