ARM i.MX6: Gate clocks to graphics processing units
This patch gates the clocks to GPU, IPU, and VPU units by default, significantly reducing the VDDSOC power draw while barebox is running. Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
parent
1ce7999774
commit
82e69edac7
|
@ -307,12 +307,12 @@ static int imx6_ccm_probe(struct device_d *dev)
|
|||
clkdev_add_physbase(clks[enfc_podf], MX6_GPMI_BASE_ADDR, NULL);
|
||||
|
||||
writel(0xffffffff, ccm_base + CCGR0);
|
||||
writel(0xffffffff, ccm_base + CCGR1);
|
||||
writel(0xf0ffffff, ccm_base + CCGR1); /* gate GPU3D, GPU2D */
|
||||
writel(0xffffffff, ccm_base + CCGR2);
|
||||
writel(0xffffffff, ccm_base + CCGR3);
|
||||
writel(0x3fff0000, ccm_base + CCGR3); /* gate OpenVG, LDB, IPU1, IPU2 */
|
||||
writel(0xffffffff, ccm_base + CCGR4);
|
||||
writel(0xffffffff, ccm_base + CCGR5);
|
||||
writel(0xffffffff, ccm_base + CCGR6);
|
||||
writel(0xffff3fff, ccm_base + CCGR6); /* gate VPU */
|
||||
writel(0xffffffff, ccm_base + CCGR7);
|
||||
|
||||
clk_enable(clks[pll6_enet]);
|
||||
|
|
Loading…
Reference in New Issue