sysmo-bts/barebox
9
0
Fork 0
Code Releases Activity

ARM: imx6: use l2x0 header for register definitions

Browse source 
Instead of using a redundant definition. This makes things a bit cleaner
and also avoids to introduce another private define in the next patch.

Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
Lucas Stach 2015-10-12 15:54:51 +02:00 committed by Sascha Hauer
parent 37a81422fd
commit 95dfa1a847
1 changed files with 4 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
arch/arm/mach-imx/imx6.c
View file

@ -23,6 +23,7 @@
#include <mach/imx6-regs.h>
#include <mach/generic.h>
#include <asm/mmu.h>
#include <asm/cache-l2x0.h>
#define SI_REV 0x260
@ -195,8 +196,6 @@ int imx6_devices_init(void)
return 0;
}
#define L310_PREFETCH_CTRL 0xF60
static int imx6_mmu_init(void)
{
void __iomem *l2x0_base = IOMEM(0x00a02000);
@ -205,8 +204,8 @@ static int imx6_mmu_init(void)
if (!cpu_is_mx6())
return 0;
/* Configure the L2 PREFETCH and POWER registers */
val = readl(l2x0_base + L310_PREFETCH_CTRL);
/* configure the PREFETCH register */
val = readl(l2x0_base + L2X0_PREFETCH_CTRL);
val |= 0x70800000;
/*
@ -221,7 +220,7 @@ static int imx6_mmu_init(void)
if (cpu_is_mx6q())
val &= ~(1 << 30 | 1 << 23);
writel(val, l2x0_base + L310_PREFETCH_CTRL);
writel(val, l2x0_base + L2X0_PREFETCH_CTRL);
l2x0_init(l2x0_base, 0x0, ~0UL);