Change system frequency in generic board
In order to match the example I'll provide on my website, set the system frequency to 100MHz in the generic board nios_sopc.h Signed-off-by: Franck JULLIEN <franck.jullien@gmail.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
parent
e0a13e2242
commit
b76f53378e
|
@ -28,7 +28,7 @@
|
||||||
*/
|
*/
|
||||||
#define CPU_IMPLEMENTATION "fast"
|
#define CPU_IMPLEMENTATION "fast"
|
||||||
#define BIG_ENDIAN 0
|
#define BIG_ENDIAN 0
|
||||||
#define CPU_FREQ 50000000
|
#define CPU_FREQ 100000000
|
||||||
#define ICACHE_LINE_SIZE 32
|
#define ICACHE_LINE_SIZE 32
|
||||||
#define ICACHE_LINE_SIZE_LOG2 5
|
#define ICACHE_LINE_SIZE_LOG2 5
|
||||||
#define ICACHE_SIZE 8192
|
#define ICACHE_SIZE 8192
|
||||||
|
@ -221,7 +221,7 @@
|
||||||
#define SGDMA_TX_BASE 0x4204400
|
#define SGDMA_TX_BASE 0x4204400
|
||||||
#define SGDMA_TX_SPAN 64
|
#define SGDMA_TX_SPAN 64
|
||||||
#define SGDMA_TX_END 0x420443f
|
#define SGDMA_TX_END 0x420443f
|
||||||
#define SGDMA_TX_IRQ 0
|
#define SGDMA_TX_IRQ 5
|
||||||
#define SGDMA_TX_READ_BLOCK_DATA_WIDTH 32
|
#define SGDMA_TX_READ_BLOCK_DATA_WIDTH 32
|
||||||
#define SGDMA_TX_WRITE_BLOCK_DATA_WIDTH 32
|
#define SGDMA_TX_WRITE_BLOCK_DATA_WIDTH 32
|
||||||
#define SGDMA_TX_STREAM_DATA_WIDTH 32
|
#define SGDMA_TX_STREAM_DATA_WIDTH 32
|
||||||
|
@ -336,7 +336,7 @@
|
||||||
#define UART_USE_EOP_REGISTER 0
|
#define UART_USE_EOP_REGISTER 0
|
||||||
#define UART_SIM_TRUE_BAUD 0
|
#define UART_SIM_TRUE_BAUD 0
|
||||||
#define UART_SIM_CHAR_STREAM ""
|
#define UART_SIM_CHAR_STREAM ""
|
||||||
#define UART_FREQ 50000000
|
#define UART_FREQ 100000000
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Macros for device 'SYS_CLK_TIMER', class 'altera_avalon_timer'
|
* Macros for device 'SYS_CLK_TIMER', class 'altera_avalon_timer'
|
||||||
|
@ -356,8 +356,8 @@
|
||||||
#define SYS_CLK_TIMER_PERIOD_UNITS "ms"
|
#define SYS_CLK_TIMER_PERIOD_UNITS "ms"
|
||||||
#define SYS_CLK_TIMER_RESET_OUTPUT 0
|
#define SYS_CLK_TIMER_RESET_OUTPUT 0
|
||||||
#define SYS_CLK_TIMER_TIMEOUT_PULSE_OUTPUT 0
|
#define SYS_CLK_TIMER_TIMEOUT_PULSE_OUTPUT 0
|
||||||
#define SYS_CLK_TIMER_FREQ 50000000
|
#define SYS_CLK_TIMER_FREQ 100000000
|
||||||
#define SYS_CLK_TIMER_LOAD_VALUE 49999ULL
|
#define SYS_CLK_TIMER_LOAD_VALUE 99999ULL
|
||||||
#define SYS_CLK_TIMER_COUNTER_SIZE 32
|
#define SYS_CLK_TIMER_COUNTER_SIZE 32
|
||||||
#define SYS_CLK_TIMER_MULT 0.0010
|
#define SYS_CLK_TIMER_MULT 0.0010
|
||||||
#define SYS_CLK_TIMER_TICKS_PER_SEC 1000
|
#define SYS_CLK_TIMER_TICKS_PER_SEC 1000
|
||||||
|
@ -384,7 +384,7 @@
|
||||||
#define LED_STATUS_RESET_VALUE 0x3
|
#define LED_STATUS_RESET_VALUE 0x3
|
||||||
#define LED_STATUS_EDGE_TYPE "NONE"
|
#define LED_STATUS_EDGE_TYPE "NONE"
|
||||||
#define LED_STATUS_IRQ_TYPE "NONE"
|
#define LED_STATUS_IRQ_TYPE "NONE"
|
||||||
#define LED_STATUS_FREQ 50000000
|
#define LED_STATUS_FREQ 100000000
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Macros for device 'JTAG_UART', class 'altera_avalon_jtag_uart'
|
* Macros for device 'JTAG_UART', class 'altera_avalon_jtag_uart'
|
||||||
|
|
Loading…
Reference in New Issue