omap3evm: Add basic support for the board
This patch adds support for OMAP3EVM. It does the following: - Adds OMAP3EVM as an option in Kconfig. - Adds choice for UART1/UART3 for serial console - Minimal initializations for the board - Updates to makefile Signed-off-by: Sanjeev Premi <premi@ti.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
parent
7769ceeefc
commit
c6583d09e9
|
@ -30,6 +30,7 @@ menu "OMAP Platform Features"
|
|||
config BOARDINFO
|
||||
default "Texas Instrument's SDP343x" if MACH_OMAP343xSDP
|
||||
default "Texas Instrument's Beagle" if MACH_BEAGLE
|
||||
default "Texas Instrument's OMAP3EVM" if MACH_OMAP3EVM
|
||||
|
||||
choice
|
||||
prompt "Select OMAP platform"
|
||||
|
@ -50,8 +51,34 @@ config MACH_BEAGLE
|
|||
help
|
||||
Say Y here if you are using Beagle Board
|
||||
|
||||
config MACH_OMAP3EVM
|
||||
bool "Texas Instrument's OMAP3 EVM"
|
||||
select MACH_HAS_LOWLEVEL_INIT
|
||||
select OMAP_CLOCK_ALL
|
||||
select HAS_OMAP_NAND
|
||||
help
|
||||
Say Y here if you are using OMAP3EVM
|
||||
|
||||
endchoice
|
||||
|
||||
if MACH_OMAP3EVM
|
||||
choice
|
||||
prompt "Select UART"
|
||||
|
||||
config OMAP3EVM_UART1
|
||||
bool "Use UART1"
|
||||
depends on MACH_OMAP3EVM
|
||||
help
|
||||
Say Y here if you would like to use UART1 as console.
|
||||
|
||||
config OMAP3EVM_UART3
|
||||
bool "Use UART3"
|
||||
depends on MACH_OMAP3EVM
|
||||
help
|
||||
Say Y here if you would like to use UART3 as console.
|
||||
endchoice
|
||||
endif
|
||||
|
||||
config MACH_OMAP_ADVANCED_MUX
|
||||
bool "Enable advanced pin muxing"
|
||||
depends on MACH_OMAP343xSDP
|
||||
|
|
|
@ -23,5 +23,6 @@
|
|||
obj-$(CONFIG_MACH_DO_LOWLEVEL_INIT) += platform.o
|
||||
obj-$(CONFIG_MACH_OMAP343xSDP) += board-sdp343x.o
|
||||
obj-$(CONFIG_MACH_BEAGLE) += board-beagle.o
|
||||
obj-$(CONFIG_MACH_OMAP3EVM) += board-omap3evm.o
|
||||
obj-$(CONFIG_MACH_OMAP_GPMC_GENERICNAND) += devices-gpmc-nand.o
|
||||
|
||||
|
|
|
@ -0,0 +1,275 @@
|
|||
/**
|
||||
* @file
|
||||
* @brief Board Initialization routines for OMAP3EVM.
|
||||
*
|
||||
* FileName: board/omap/board-omap3evm.c
|
||||
*
|
||||
* This board is based on OMAP3530.
|
||||
* More on OMAP3530 (including documentation can be found here):
|
||||
* http://focus.ti.com/docs/prod/folders/print/omap3530.html
|
||||
*
|
||||
* This file provides initialization in two stages:
|
||||
* @li Boot time initialization - just get SDRAM working.
|
||||
* This is run from SRAM - so no case constructs and global vars can be used.
|
||||
* @li Run time initialization - this is for the rest of the initializations
|
||||
* such as flash, uart etc.
|
||||
*
|
||||
* Boot time initialization includes:
|
||||
* @li SDRAM initialization.
|
||||
* @li Pin Muxing relevant for the EVM.
|
||||
*
|
||||
* Run time initialization includes
|
||||
* @li serial @ref serial_ns16550.c driver device definition
|
||||
*
|
||||
* Originally from board/omap/board-beagle.c
|
||||
*/
|
||||
|
||||
/*
|
||||
* Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/
|
||||
* Sanjeev Premi <premi@ti.com>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU General Public License
|
||||
* version 2 as published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||||
* MA 02111-1307 USA
|
||||
*/
|
||||
|
||||
|
||||
#include <common.h>
|
||||
#include <console.h>
|
||||
#include <init.h>
|
||||
#include <driver.h>
|
||||
#include <asm/io.h>
|
||||
#include <ns16550.h>
|
||||
#include <asm/armlinux.h>
|
||||
#include <mach/silicon.h>
|
||||
#include <mach/sdrc.h>
|
||||
#include <mach/sys_info.h>
|
||||
#include <mach/syslib.h>
|
||||
#include <mach/control.h>
|
||||
#include <mach/omap3-mux.h>
|
||||
#include <mach/gpmc.h>
|
||||
#include "board.h"
|
||||
|
||||
|
||||
/*
|
||||
* Boot-time initialization(s)
|
||||
*/
|
||||
|
||||
/**
|
||||
* @brief Initialize the SDRC module
|
||||
*
|
||||
* @return void
|
||||
*/
|
||||
static void sdrc_init(void)
|
||||
{
|
||||
/* SDRAM software reset */
|
||||
/* No idle ack and RESET enable */
|
||||
writel(0x1A, SDRC_REG(SYSCONFIG));
|
||||
sdelay(100);
|
||||
/* No idle ack and RESET disable */
|
||||
writel(0x18, SDRC_REG(SYSCONFIG));
|
||||
|
||||
/* SDRC Sharing register */
|
||||
/* 32-bit SDRAM on data lane [31:0] - CS0 */
|
||||
/* pin tri-stated = 1 */
|
||||
writel(0x00000100, SDRC_REG(SHARING));
|
||||
|
||||
/* ----- SDRC Registers Configuration --------- */
|
||||
/* SDRC_MCFG0 register */
|
||||
writel(0x02584099, SDRC_REG(MCFG_0));
|
||||
|
||||
/* SDRC_RFR_CTRL0 register */
|
||||
writel(0x54601, SDRC_REG(RFR_CTRL_0));
|
||||
|
||||
/* SDRC_ACTIM_CTRLA0 register */
|
||||
writel(0xA29DB4C6, SDRC_REG(ACTIM_CTRLA_0));
|
||||
|
||||
/* SDRC_ACTIM_CTRLB0 register */
|
||||
writel(0x12214, SDRC_REG(ACTIM_CTRLB_0));
|
||||
|
||||
/* Disble Power Down of CKE due to 1 CKE on combo part */
|
||||
writel(0x00000081, SDRC_REG(POWER));
|
||||
|
||||
/* SDRC_MANUAL command register */
|
||||
/* NOP command */
|
||||
writel(0x00000000, SDRC_REG(MANUAL_0));
|
||||
/* Precharge command */
|
||||
writel(0x00000001, SDRC_REG(MANUAL_0));
|
||||
/* Auto-refresh command */
|
||||
writel(0x00000002, SDRC_REG(MANUAL_0));
|
||||
/* Auto-refresh command */
|
||||
writel(0x00000002, SDRC_REG(MANUAL_0));
|
||||
|
||||
/* SDRC MR0 register Burst length=4 */
|
||||
writel(0x00000032, SDRC_REG(MR_0));
|
||||
|
||||
/* SDRC DLLA control register */
|
||||
writel(0x0000000A, SDRC_REG(DLLA_CTRL));
|
||||
|
||||
return;
|
||||
}
|
||||
|
||||
/**
|
||||
* @brief Do the necessary pin muxing required for OMAP3EVM. Some pins in OMAP3
|
||||
* do not have alternate modes. We don't program these pins.
|
||||
*
|
||||
* See @ref MUX_VAL for description of the muxing mode.
|
||||
*
|
||||
* @return void
|
||||
*/
|
||||
static void mux_config(void)
|
||||
{
|
||||
/*
|
||||
* SDRC
|
||||
* - SDRC_D0-SDRC_D31: Default MUX mode is mode0.
|
||||
*/
|
||||
|
||||
/*
|
||||
* GPMC
|
||||
* - GPMC_D0-GPMC_D7: Default MUX mode is mode0.
|
||||
* - GPMC_NADV_ALE: Default MUX mode is mode0.
|
||||
* - GPMC_NOE: Default MUX mode is mode0.
|
||||
* - GPMC_NWE: Default MUX mode is mode0.
|
||||
* - GPMC_WAIT0: Default MUX mode is mode0.
|
||||
*/
|
||||
MUX_VAL(CP(GPMC_A1), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_A2), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_A3), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_A4), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_A5), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_A6), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_A7), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_A8), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_A9), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_A10), (IDIS | PTD | DIS | M0));
|
||||
|
||||
MUX_VAL(CP(GPMC_D8), (IEN | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_D9), (IEN | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_D10), (IEN | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_D11), (IEN | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_D12), (IEN | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_D13), (IEN | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_D14), (IEN | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_D15), (IEN | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_CLK), (IDIS | PTD | DIS | M0));
|
||||
|
||||
MUX_VAL(CP(GPMC_NBE0_CLE), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_NBE1), (IEN | PTD | DIS | M0));
|
||||
MUX_VAL(CP(GPMC_NWP), (IEN | PTD | DIS | M0));
|
||||
|
||||
MUX_VAL(CP(GPMC_WAIT1), (IEN | PTU | EN | M0));
|
||||
|
||||
/*
|
||||
* Serial Interface
|
||||
*/
|
||||
#if defined(CONFIG_OMAP3EVM_UART1)
|
||||
MUX_VAL(CP(UART1_TX), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(UART1_RTS), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(UART1_CTS), (IEN | PTU | DIS | M0));
|
||||
MUX_VAL(CP(UART1_RX), (IEN | PTD | DIS | M0));
|
||||
#elif defined(CONFIG_OMAP3EVM_UART3)
|
||||
MUX_VAL(CP(UART3_CTS_RCTX), (IEN | PTD | EN | M0));
|
||||
MUX_VAL(CP(UART3_RTS_SD), (IDIS | PTD | DIS | M0));
|
||||
MUX_VAL(CP(UART3_RX_IRRX), (IEN | PTD | DIS | M0));
|
||||
MUX_VAL(CP(UART3_TX_IRTX), (IDIS | PTD | DIS | M0));
|
||||
#endif
|
||||
}
|
||||
|
||||
/**
|
||||
* @brief The basic entry point for board initialization.
|
||||
*
|
||||
* This is called as part of machine init (after arch init).
|
||||
* This is again called with stack in SRAM, so not too many
|
||||
* constructs possible here.
|
||||
*
|
||||
* @return void
|
||||
*/
|
||||
void board_init(void)
|
||||
{
|
||||
int in_sdram = running_in_sdram();
|
||||
|
||||
mux_config();
|
||||
/* Dont reconfigure SDRAM while running in SDRAM! */
|
||||
if (!in_sdram)
|
||||
sdrc_init();
|
||||
}
|
||||
|
||||
/*
|
||||
* Run-time initialization(s)
|
||||
*/
|
||||
|
||||
#ifdef CONFIG_DRIVER_SERIAL_NS16550
|
||||
|
||||
static struct NS16550_plat serial_plat = {
|
||||
.clock = 48000000, /* 48MHz (APLL96/2) */
|
||||
.f_caps = CONSOLE_STDIN | CONSOLE_STDOUT | CONSOLE_STDERR,
|
||||
.reg_read = omap_uart_read,
|
||||
.reg_write = omap_uart_write,
|
||||
};
|
||||
|
||||
static struct device_d omap3evm_serial_device = {
|
||||
.name = "serial_ns16550",
|
||||
#if defined(CONFIG_OMAP3EVM_UART1)
|
||||
.map_base = OMAP_UART1_BASE,
|
||||
#elif defined(CONFIG_OMAP3EVM_UART3)
|
||||
.map_base = OMAP_UART3_BASE,
|
||||
#endif
|
||||
.size = 1024,
|
||||
.platform_data = (void *)&serial_plat,
|
||||
};
|
||||
|
||||
/**
|
||||
* @brief Initialize the serial port to be used as console.
|
||||
*
|
||||
* @return result of device registration
|
||||
*/
|
||||
static int omap3evm_init_console(void)
|
||||
{
|
||||
return register_device(&omap3evm_serial_device);
|
||||
}
|
||||
console_initcall(omap3evm_init_console);
|
||||
#endif /* CONFIG_DRIVER_SERIAL_NS16550 */
|
||||
|
||||
static struct memory_platform_data sram_pdata = {
|
||||
.name = "ram0",
|
||||
.flags = DEVFS_RDWR,
|
||||
};
|
||||
|
||||
static struct device_d sdram_dev = {
|
||||
.name = "mem",
|
||||
.map_base = 0x80000000,
|
||||
.size = 128 * 1024 * 1024,
|
||||
.platform_data = &sram_pdata,
|
||||
};
|
||||
|
||||
static int omap3evm_init_devices(void)
|
||||
{
|
||||
int ret;
|
||||
|
||||
ret = register_device(&sdram_dev);
|
||||
if (ret)
|
||||
goto failed;
|
||||
|
||||
#ifdef CONFIG_GPMC
|
||||
/*
|
||||
* WP is made high and WAIT1 active Low
|
||||
*/
|
||||
gpmc_generic_init(0x10);
|
||||
#endif
|
||||
|
||||
armlinux_add_dram(&sdram_dev);
|
||||
|
||||
failed:
|
||||
return ret;
|
||||
}
|
||||
device_initcall(omap3evm_init_devices);
|
Loading…
Reference in New Issue