tegra: mandate relocatable binary
Allows us to drop some silly code workaround. Signed-off-by: Lucas Stach <dev@lynxeye.de> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
parent
c05a80c825
commit
c7aa6cc731
|
@ -162,6 +162,7 @@ config ARCH_TEGRA
|
|||
select GPIO_TEGRA
|
||||
select OFDEVICE
|
||||
select OFTREE
|
||||
select RELOCATABLE
|
||||
|
||||
config ARCH_ZYNQ
|
||||
bool "Xilinx Zynq-based boards"
|
||||
|
|
|
@ -1,5 +1,9 @@
|
|||
if ARCH_TEGRA
|
||||
|
||||
config ARCH_TEXT_BASE
|
||||
hex
|
||||
default 0x0
|
||||
|
||||
choice
|
||||
prompt "Tegra processor type"
|
||||
|
||||
|
@ -46,10 +50,6 @@ endchoice
|
|||
|
||||
if ARCH_TEGRA_2x_SOC
|
||||
|
||||
config ARCH_TEXT_BASE
|
||||
hex
|
||||
default 0x00108000
|
||||
|
||||
choice
|
||||
prompt "Tegra 20 Board Type"
|
||||
|
||||
|
|
|
@ -36,11 +36,5 @@ void tegra_maincomplex_entry(void)
|
|||
unreachable();
|
||||
}
|
||||
|
||||
/*
|
||||
* The standard load address for Tegra systems is 0x10800 which means
|
||||
* the barebox binary will always be below the malloc area for all
|
||||
* reasonable malloc area sizes. We offset the RAM base address by 8MB
|
||||
* to pretend barebox is in another bank.
|
||||
*/
|
||||
barebox_arm_entry(rambase + SZ_8M, ramsize - SZ_8M, 0);
|
||||
barebox_arm_entry(rambase, ramsize, 0);
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue