ARM i.MX25: Enable all needed clocks during startup
This enables the following clocks on i.MX25: PER: esdhc1, esdhc2, i2c, nfc, owire, pwm, uart AHB: emi, esdhc1, esdhc2, fec, lcdc, usbotg IPG: cspi1, cspi2, cspi3, esdhc1, esdhc2, fec, gpt1, gpt2, gpt3, gpt4, iim, LCDC_EN, pwm1, pwm2, pwm3, pwm4, spba, tsc, uart1, uart2, uart3, uart4, uart5 These are hopefully all the clocks we need for barebox. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
parent
8083e2e024
commit
cec48e77b8
|
@ -76,9 +76,19 @@ static int imx25_ccm_probe(struct device_d *dev)
|
|||
|
||||
base = dev_request_mem_region(dev, 0);
|
||||
|
||||
writel(0x10e88578, base + CCM_CGCR0);
|
||||
writel(0x0478e1e0, base + CCM_CGCR0);
|
||||
writel(0x0007c400, base + CCM_CGCR0);
|
||||
writel((1 << 3) | (1 << 4) | (1 << 5) | (1 << 6) | (1 << 8) | (1 << 9) |
|
||||
(1 << 10) | (1 << 15) | (1 << 19) | (1 << 21) | (1 << 22) |
|
||||
(1 << 23) | (1 << 24) | (1 << 28),
|
||||
base + CCM_CGCR0);
|
||||
|
||||
writel((1 << 5) | (1 << 6) | (1 << 7) | (1 << 8) | (1 << 13) | (1 << 14) |
|
||||
(1 << 15) | (1 << 19) | (1 << 20) | (1 << 21) | (1 << 22) |
|
||||
(1 << 26) | (1 << 29) | (1 << 31),
|
||||
base + CCM_CGCR1);
|
||||
|
||||
writel((1 << 0) | (1 << 1) | (1 << 2) | (1 << 10) | (1 << 13) | (1 << 14) |
|
||||
(1 << 15) | (1 << 16) | (1 << 17) | (1 << 18),
|
||||
base + CCM_CGCR2);
|
||||
|
||||
clks[dummy] = clk_fixed("dummy", 0);
|
||||
clks[osc] = clk_fixed("osc", 24000000);
|
||||
|
|
Loading…
Reference in New Issue