sysmo-bts
/
barebox
9
0
Fork 0
Code Releases Activity

create a common ARM flush_icache function 

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
Sascha Hauer 2012-08-12 14:31:16 +02:00
parent bdb4093d3d
commit d5b6012ac1
3 changed files with 14 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
arch/arm/cpu/start-pbl.c
View File

@ -29,6 +29,7 @@
#include <asm-generic/memory_layout.h>
#include <asm/sections.h>
#include <asm/pgtable.h>
#include <asm/cache.h>
#include "mmu.h"
@ -139,8 +140,7 @@ static void barebox_uncompress(void *compressed_start, unsigned int len)
if (use_mmu)
mmu_disable();
/* flush I-cache before jumping to the uncompressed binary */
__asm__ __volatile__("mcr p15, 0, %0, c7, c5, 0" : : "r" (0));
flush_icache();
barebox();
}
@ -199,8 +199,7 @@ copy_link:
/* clear bss */
memset(__bss_start, 0, __bss_stop - __bss_start);
/* flush I-cache before jumping to the copied binary */
__asm__ __volatile__("mcr p15, 0, %0, c7, c5, 0" : : "r" (0));
flush_icache();
r = (unsigned int)&barebox_uncompress;
/* call barebox_uncompress with its absolute address */

4
arch/arm/cpu/start.c
View File

@ -26,6 +26,7 @@
#include <asm/barebox-arm-head.h>
#include <asm-generic/memory_layout.h>
#include <asm/sections.h>
#include <asm/cache.h>
#ifdef CONFIG_PBL_IMAGE
/*
@ -80,8 +81,7 @@ void __naked __section(.text_ll_return) board_init_lowlevel_return(void)
/* clear bss */
memset(__bss_start, 0, __bss_stop - __bss_start);
/* flush I-cache before jumping to the copied binary */
__asm__ __volatile__("mcr p15, 0, %0, c7, c5, 0" : : "r" (0));
flush_icache();
/* call start_barebox with its absolute address */
r = (unsigned int)&start_barebox;

9
arch/arm/include/asm/cache.h Normal file
View File

@ -0,0 +1,9 @@
#ifndef __ASM_CACHE_H
#define __ASM_CACHE_H
static inline void flush_icache(void)
{
asm volatile("mcr p15, 0, %0, c7, c5, 0" : : "r" (0));
}
#endif