From db5d6b78215037cb7940e21b63715a8007c2fa39 Mon Sep 17 00:00:00 2001
From: Antony Pavlov <antonynpavlov@gmail.com>
Date: Thu, 22 May 2014 23:48:47 +0400
Subject: [PATCH] =?UTF-8?q?ARM:=20dts:=20add=20minimal=20=D0=9A1879=D0=A5?=
 =?UTF-8?q?=D0=911=D0=AF=20devicetree=20file?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

К1879ХБ1Я (AKA K1879HB1YA) is a SoC that combines
a NeuroMatrix(r) family DSP core
with an ARM architecture CPU ARM1176JZF-S core.

See http://www.module.ru/en/catalog/micro/mikroshema_dekodera_cifrovogo_televizionnogo_signala_sbis_k1879hb1ya/ for details.

Signed-off-by: Antony Pavlov <antonynpavlov@gmail.com>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
---
 arch/arm/dts/k1879hb1ya.dtsi | 37 ++++++++++++++++++++++++++++++++++++
 1 file changed, 37 insertions(+)
 create mode 100644 arch/arm/dts/k1879hb1ya.dtsi

diff --git a/arch/arm/dts/k1879hb1ya.dtsi b/arch/arm/dts/k1879hb1ya.dtsi
new file mode 100644
index 000000000..83ba7fb39
--- /dev/null
+++ b/arch/arm/dts/k1879hb1ya.dtsi
@@ -0,0 +1,37 @@
+#include "skeleton.dtsi"
+
+/ {
+	soc {
+		compatible = "simple-bus";
+		model = "RC Module K1879HB1YA";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		/*
+		 * Actually clk_apb is not a fixed-clock at all.
+		 * clk_apb is a derivated clock, but for the moment
+		 * there is no public documentation on k1879hb1ya
+		 * so we can't describe it correctly.
+		 */
+		clk_apb: clock@0 {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+		};
+
+		serial0: serial@2002b000 {
+			compatible = "ns16550a";
+			reg = <0x2002b000 0x1000>;
+			reg-shift = <2>;
+			clocks = <&clk_apb 0>;
+			status = "disabled";
+		};
+
+		timer0: timer@20024000 {
+			compatible = "module,uemd-timer";
+			reg = <0x20024000 0x20>;
+			clocks = <&clk_apb 0>;
+			status = "disabled";
+		};
+	};
+};