sysmo-bts
/
barebox
9
0
Fork 0
Code Releases Activity

ARM: Fix exception table setup in MMU-less mode 

Add code necessary for correct initialization of exception vector
table when MMU is disabled.

Note: Only ARMv7 support is implemented

Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
Andrey Smirnov 2016-01-10 16:58:12 -08:00 committed by Sascha Hauer
parent 5e246885da
commit dba6b4919e
2 changed files with 66 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
arch/arm/cpu/Makefile
View File

@ -11,6 +11,11 @@ obj-$(CONFIG_CMD_ARM_MMUINFO) += mmuinfo.o
obj-$(CONFIG_OFDEVICE) += dtb.o
obj-$(CONFIG_MMU) += mmu.o cache.o mmu-early.o
pbl-$(CONFIG_MMU) += mmu-early.o
ifeq ($(CONFIG_MMU),)
obj-y += no-mmu.o
endif
obj-$(CONFIG_CPU_32v4T) += cache-armv4.o
pbl-$(CONFIG_CPU_32v4T) += cache-armv4.o
obj-$(CONFIG_CPU_32v5) += cache-armv5.o

61
arch/arm/cpu/no-mmu.c Normal file
View File

@ -0,0 +1,61 @@
/*
* Copyright (c) 2015 Zodiac Inflight Innovation
* Author: Andrey Smirnov <andrew.smirnov@gmail.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2
* as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#define pr_fmt(fmt) "nommu: " fmt
#include <common.h>
#include <dma-dir.h>
#include <init.h>
#include <mmu.h>
#include <errno.h>
#include <linux/sizes.h>
#include <asm/memory.h>
#include <asm/barebox-arm.h>
#include <asm/system.h>
#include <asm/cache.h>
#include <memory.h>
#include <asm/system_info.h>
#include <debug_ll.h>
#define __exceptions_size (__exceptions_stop - __exceptions_start)
static int nommu_v7_vectors_init(void)
{
void *vectors;
u32 cr;
if (cpu_architecture() < CPU_ARCH_ARMv7)
return 0;
/*
* High vectors cannot be re-mapped, so we have to use normal
* vectors
*/
cr = get_cr();
cr &= ~CR_V;
set_cr(cr);
arm_fixup_vectors();
vectors = xmemalign(PAGE_SIZE, PAGE_SIZE);
memset(vectors, 0, PAGE_SIZE);
memcpy(vectors, __exceptions_start, __exceptions_size);
set_vbar((unsigned int)vectors);
return 0;
}
mmu_initcall(nommu_v7_vectors_init);