sysmo-bts
/
barebox
9
0
Fork 0
Code Releases Activity

Add MC13783 register definitions 

Signed-off-by: Alexander Shiyan <shc_work@mail.ru>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
Alexander Shiyan 2012-04-10 23:44:13 +04:00 committed by Sascha Hauer
parent 0e524635d7
commit e77e71d957
1 changed files with 41 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

41
include/mfd/mc13xxx.h
View File

@ -14,6 +14,47 @@
#define MC13XXX_REG_IDENTIFICATION 0x07
#define MC13783_REG_INT_STATUS0 0x00
#define MC13783_REG_INT_MASK0 0x01
#define MC13783_REG_INT_SENSE0 0x02
#define MC13783_REG_INT_STATUS1 0x03
#define MC13783_REG_INT_MASK1 0x04
#define MC13783_REG_INT_SENSE1 0x05
#define MC13783_REG_PU_MODE_S 0x06
#define MC13783_REG_SEMAPHORE 0x08
#define MC13783_REG_ARB_PER_AUDIO 0x09
#define MC13783_REG_ARB_SWITCHERS 0x0a
#define MC13783_REG_ARB_REGULATORS(x) (0x0b + (x)) /* 0 .. 1 */
#define MC13783_REG_POWER_CONTROL(x) (0x0d + (x)) /* 0 .. 2 */
#define MC13783_REG_REGEN_ASSIGNMENT 0x10
#define MC13783_REG_CONTROL_SPARE 0x11
#define MC13783_REG_MEMORY_A 0x12
#define MC13783_REG_MEMORY_B 0x13
#define MC13783_REG_RTC_TIME 0x14
#define MC13783_REG_RTC_ALARM 0x15
#define MC13783_REG_RTC_DAY 0x16
#define MC13783_REG_RTC_DAY_ALARM 0x17
#define MC13783_REG_SWITCHERS(x) (0x18 + (x)) /* 0 .. 5 */
#define MC13783_REG_REG_SETTING(x) (0x1e + (x)) /* 0 .. 1 */
#define MC13783_REG_REG_MODE(x) (0x20 + (x)) /* 0 .. 1 */
#define MC13783_REG_POWER_MISC 0x22
#define MC13783_REG_POWER_SPARE 0x23
#define MC13783_REG_AUDIO_RX_0 0x24
#define MC13783_REG_AUDIO_RX_1 0x25
#define MC13783_REG_AUDIO_TX 0x26
#define MC13783_REG_AUDIO_SSI_NETWORK 0x27
#define MC13783_REG_AUDIO_CODEC 0x28
#define MC13783_REG_AUDIO_STEREO_DAC 0x29
#define MC13783_REG_AUDIO_SPARE 0x2a
#define MC13783_REG_ADC(x) (0x2b + (x)) /* 0 .. 4 */
#define MC13783_REG_CHARGER 0x30
#define MC13783_REG_USB 0x31
#define MC13783_REG_CHARGE_USB_SPARE 0x32
#define MC13783_REG_LED_CONTROL(x) (0x33 + (x)) /* 0 .. 5 */
#define MC13783_REG_SPARE 0x39
#define MC13783_REG_TRIM(x) (0x3a + (x)) /* 0 .. 1 */
#define MC13783_REG_TEST(x) (0x3c + (x)) /* 0 .. 3 */
#define MC13892_REG_INT_STATUS0 0x00
#define MC13892_REG_INT_MASK0 0x01
#define MC13892_REG_INT_SENSE0 0x02