sysmo-bts
/
barebox
9
0
Fork 0
Code Releases Activity

ARM: dts: phycore-imx6: refactor fec nodes 

Refactor the common settings for device tree node 'fec' into the generic
phycore i.MX6 device tree file. This avoid redundant settings and makes
common fixes easier. Our kernel device tree files have the same layout.

Signed-off-by: Stefan Lengfeld <s.lengfeld@phytec.de>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
Stefan Lengfeld 2016-11-28 09:44:58 +01:00 committed by Sascha Hauer
parent c2e747e364
commit eb43faad59
5 changed files with 29 additions and 52 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
arch/arm/dts/imx6dl-phytec-phycore-som-emmc.dts
View File

@ -29,21 +29,12 @@
status = "okay";
};
&ethphy {
max-speed = <100>;
};
&fec {
status = "okay";
phy-handle = <&ethphy>;
phy-mode = "rgmii";
phy-reset-gpios = <&gpio1 14 1>;
mdio {
#address-cells = <1>;
#size-cells = <0>;
ethphy: ethernet-phy@3 {
reg = <3>;
max-speed = <100>;
};
};
};
&flash {

17
arch/arm/dts/imx6dl-phytec-phycore-som-nand.dts
View File

@ -24,21 +24,12 @@
status = "okay";
};
&ethphy {
max-speed = <100>;
};
&fec {
status = "okay";
phy-handle = <&ethphy>;
phy-mode = "rgmii";
phy-reset-gpios = <&gpio1 14 1>;
mdio {
#address-cells = <1>;
#size-cells = <0>;
ethphy: ethernet-phy@3 {
reg = <3>;
max-speed = <100>;
};
};
};
&gpmi {

17
arch/arm/dts/imx6q-phytec-phycore-som-emmc.dts
View File

@ -28,21 +28,12 @@
status = "okay";
};
&ethphy {
max-speed = <1000>;
};
&fec {
status = "okay";
phy-handle = <&ethphy>;
phy-mode = "rgmii";
phy-reset-gpios = <&gpio1 14 1>;
mdio {
#address-cells = <1>;
#size-cells = <0>;
ethphy: ethernet-phy@3 {
reg = <3>;
max-speed = <1000>;
};
};
};
&flash {

17
arch/arm/dts/imx6q-phytec-phycore-som-nand.dts
View File

@ -29,21 +29,12 @@
status = "okay";
};
&ethphy {
max-speed = <1000>;
};
&fec {
status = "okay";
phy-handle = <&ethphy>;
phy-mode = "rgmii";
phy-reset-gpios = <&gpio1 14 1>;
mdio {
#address-cells = <1>;
#size-cells = <0>;
ethphy: ethernet-phy@3 {
reg = <3>;
max-speed = <1000>;
};
};
};
&flash {

13
arch/arm/dts/imx6qdl-phytec-phycore-som.dtsi
View File

@ -10,6 +10,7 @@
*/
#include "imx6qdl.dtsi"
#include <dt-bindings/gpio/gpio.h>
/ {
chosen {
@ -76,7 +77,19 @@
&fec {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_enet>;
phy-handle = <&ethphy>;
phy-mode = "rgmii";
phy-reset-gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
status = "disabled";
mdio {
#address-cells = <1>;
#size-cells = <0>;
ethphy: ethernet-phy@3 {
reg = <3>;
};
};
};
&gpmi {