barebox/arch/ppc/cpu-85xx/mmu.c
Sascha Hauer b792124a7d rework remap_range
remap_range is for remapping regions with different cache attributes.
It is implemented for ARM and PowerPC only, the other architectures only
provide stubs.
Currently the new cache attributes are passed in an architecture specific
way and the attributes have to be retrieved by calls to
mmu_get_pte_cached_flags() and mmu_get_pte_uncached_flags().
Make this simpler by providing architecture independent flags which can
be directly passed to remap_range()
Also provide a MAP_ARCH_DEFAULT flag and a arch_can_remap() function.
The MAP_ARCH_DEFAULT defaults to whatever caching type the architecture
has as default. the arch_can_remap() function returns true if the
architecture can change the cache attributes, false otherwise. This
allows the memtest code to better find out what it has to do.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
2015-11-03 07:27:44 +01:00

59 lines
1.4 KiB
C

/*
* Copyright 2014 GE Intelligent Platforms, Inc.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <common.h>
#include <asm/cache.h>
#include <mmu.h>
#include <mach/mmu.h>
int arch_remap_range(void *_start, size_t size, unsigned flags)
{
uint32_t ptr, start, tsize, valid, wimge, pte_flags;
unsigned long epn;
phys_addr_t rpn = 0;
int esel = 0;
switch (flags) {
case MAP_UNCACHED:
pte_flags = MAS2_I;
break;
case MAP_CACHED:
pte_flags = 0;
break;
default:
return -EINVAL;
}
ptr = start = (uint32_t)_start;
wimge = pte_flags | MAS2_M;
while (ptr < (start + size)) {
esel = e500_find_tlb_idx((void *)ptr, 1);
if (esel != -1)
break;
e500_read_tlbcam_entry(esel, &valid, &tsize, &epn,
&rpn);
if (flags & MAS2_I) {
flush_dcache();
invalidate_icache();
}
e500_set_tlb(1, epn, rpn, MAS3_SX|MAS3_SW|MAS3_SR,
(u8)wimge, 0, esel, tsize, 1);
/* convert tsize to bytes to increment address. */
ptr += (1ULL << ((tsize) + 10));
}
return 0;
}