307 lines
8.5 KiB
C
307 lines
8.5 KiB
C
/*
|
|
* (C) 2009 Pengutronix, Sascha Hauer <s.hauer@pengutronix.de>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <init.h>
|
|
#include <driver.h>
|
|
#include <environment.h>
|
|
#include <mach/imx-regs.h>
|
|
#include <asm/armlinux.h>
|
|
#include <asm-generic/sections.h>
|
|
#include <asm/barebox-arm.h>
|
|
#include <mach/gpio.h>
|
|
#include <io.h>
|
|
#include <partition.h>
|
|
#include <generated/mach-types.h>
|
|
#include <mach/imx-nand.h>
|
|
#include <fec.h>
|
|
#include <nand.h>
|
|
#include <mach/imx-flash-header.h>
|
|
#include <mach/iomux-mx25.h>
|
|
#include <mach/generic.h>
|
|
#include <mach/iim.h>
|
|
#include <linux/err.h>
|
|
#include <i2c/i2c.h>
|
|
#include <mfd/mc34704.h>
|
|
#include <mach/devices-imx25.h>
|
|
#include <asm/barebox-arm-head.h>
|
|
|
|
void __naked __flash_header_start go(void)
|
|
{
|
|
barebox_arm_head();
|
|
}
|
|
|
|
struct imx_dcd_entry __dcd_entry_section dcd_entry[] = {
|
|
{ .ptr_type = 4, .addr = 0xb8002050, .val = 0x0000d843, },
|
|
{ .ptr_type = 4, .addr = 0xb8002054, .val = 0x22252521, },
|
|
{ .ptr_type = 4, .addr = 0xb8002058, .val = 0x22220a00, },
|
|
#if defined CONFIG_FREESCALE_MX25_3STACK_SDRAM_64MB_DDR2
|
|
{ .ptr_type = 4, .addr = 0xb8001004, .val = 0x0076e83a, },
|
|
{ .ptr_type = 4, .addr = 0xb8001010, .val = 0x00000304, },
|
|
{ .ptr_type = 4, .addr = 0xb8001000, .val = 0x92210000, },
|
|
{ .ptr_type = 4, .addr = 0x80000f00, .val = 0x12344321, },
|
|
{ .ptr_type = 4, .addr = 0xb8001000, .val = 0xb2210000, },
|
|
{ .ptr_type = 1, .addr = 0x82000000, .val = 0xda, },
|
|
{ .ptr_type = 1, .addr = 0x83000000, .val = 0xda, },
|
|
{ .ptr_type = 1, .addr = 0x81000400, .val = 0xda, },
|
|
{ .ptr_type = 1, .addr = 0x80000333, .val = 0xda, },
|
|
{ .ptr_type = 4, .addr = 0xb8001000, .val = 0x92210000, },
|
|
{ .ptr_type = 4, .addr = 0x80000400, .val = 0x12344321, },
|
|
{ .ptr_type = 4, .addr = 0xb8001000, .val = 0xa2210000, },
|
|
{ .ptr_type = 4, .addr = 0x80000000, .val = 0x87654321, },
|
|
{ .ptr_type = 4, .addr = 0x80000000, .val = 0x87654321, },
|
|
{ .ptr_type = 4, .addr = 0xb8001000, .val = 0xb2210000, },
|
|
{ .ptr_type = 1, .addr = 0x80000233, .val = 0xda, },
|
|
{ .ptr_type = 1, .addr = 0x81000780, .val = 0xda, },
|
|
{ .ptr_type = 1, .addr = 0x81000400, .val = 0xda, },
|
|
{ .ptr_type = 4, .addr = 0xb8001000, .val = 0x82216080, },
|
|
#elif defined CONFIG_FREESCALE_MX25_3STACK_SDRAM_128MB_MDDR
|
|
{ .ptr_type = 4, .addr = 0xb8001010, .val = 0x00000004, },
|
|
{ .ptr_type = 4, .addr = 0xb8001000, .val = 0x92100000, },
|
|
{ .ptr_type = 1, .addr = 0x80000400, .val = 0x21, },
|
|
{ .ptr_type = 4, .addr = 0xb8001000, .val = 0xa2100000, },
|
|
{ .ptr_type = 4, .addr = 0x80000000, .val = 0x12344321, },
|
|
{ .ptr_type = 4, .addr = 0x80000000, .val = 0x12344321, },
|
|
{ .ptr_type = 4, .addr = 0xb8001000, .val = 0xb2100000, },
|
|
{ .ptr_type = 1, .addr = 0x80000033, .val = 0xda, },
|
|
{ .ptr_type = 1, .addr = 0x81000000, .val = 0xff, },
|
|
{ .ptr_type = 4, .addr = 0xb8001000, .val = 0x82216880, },
|
|
{ .ptr_type = 4, .addr = 0xb8001004, .val = 0x00295729, },
|
|
#else
|
|
#error "Unsupported SDRAM type"
|
|
#endif
|
|
{ .ptr_type = 4, .addr = 0x53f80008, .val = 0x20034000, },
|
|
};
|
|
|
|
struct imx_flash_header __flash_header_section flash_header = {
|
|
.app_code_jump_vector = DEST_BASE + 0x1000,
|
|
.app_code_barker = APP_CODE_BARKER,
|
|
.app_code_csf = 0,
|
|
.dcd_ptr_ptr = FLASH_HEADER_BASE + offsetof(struct imx_flash_header, dcd),
|
|
.super_root_key = 0,
|
|
.dcd = FLASH_HEADER_BASE + offsetof(struct imx_flash_header, dcd_barker),
|
|
.app_dest = DEST_BASE,
|
|
.dcd_barker = DCD_BARKER,
|
|
.dcd_block_len = sizeof(dcd_entry),
|
|
};
|
|
|
|
unsigned long __image_len_section barebox_len = DCD_BAREBOX_SIZE;
|
|
|
|
static struct fec_platform_data fec_info = {
|
|
.xcv_type = RMII,
|
|
.phy_addr = 1,
|
|
};
|
|
|
|
struct imx_nand_platform_data nand_info = {
|
|
.width = 1,
|
|
.hw_ecc = 1,
|
|
};
|
|
|
|
#ifdef CONFIG_USB
|
|
static void imx25_usb_init(void)
|
|
{
|
|
unsigned int tmp;
|
|
|
|
/* Host 2 */
|
|
tmp = readl(IMX_OTG_BASE + 0x600);
|
|
tmp &= ~(3 << 21);
|
|
tmp |= (2 << 21) | (1 << 4) | (1 << 5);
|
|
writel(tmp, IMX_OTG_BASE + 0x600);
|
|
|
|
tmp = readl(IMX_OTG_BASE + 0x584);
|
|
tmp |= 3 << 30;
|
|
writel(tmp, IMX_OTG_BASE + 0x584);
|
|
|
|
/* Set to Host mode */
|
|
tmp = readl(IMX_OTG_BASE + 0x5a8);
|
|
writel(tmp | 0x3, IMX_OTG_BASE + 0x5a8);
|
|
}
|
|
#endif
|
|
|
|
static struct i2c_board_info i2c_devices[] = {
|
|
{
|
|
I2C_BOARD_INFO("mc34704", 0x54),
|
|
},
|
|
};
|
|
|
|
static int imx25_3ds_pmic_init(void)
|
|
{
|
|
struct mc34704 *pmic;
|
|
|
|
pmic = mc34704_get();
|
|
if (pmic == NULL)
|
|
return -EIO;
|
|
|
|
return mc34704_reg_write(pmic, 0x2, 0x9);
|
|
}
|
|
|
|
static int imx25_3ds_fec_init(void)
|
|
{
|
|
int ret;
|
|
|
|
ret = imx25_3ds_pmic_init();
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
/*
|
|
* Set up the FEC_RESET_B and FEC_ENABLE GPIO pins.
|
|
* Assert FEC_RESET_B, then power up the PHY by asserting
|
|
* FEC_ENABLE, at the same time lifting FEC_RESET_B.
|
|
*
|
|
* FEC_RESET_B: gpio2[3] is ALT 5 mode of pin A17
|
|
* FEC_ENABLE_B: gpio4[8] is ALT 5 mode of pin D12
|
|
*/
|
|
writel(0x8, IMX_IOMUXC_BASE + 0x0238); /* open drain */
|
|
writel(0x0, IMX_IOMUXC_BASE + 0x028C); /* cmos, no pu/pd */
|
|
|
|
#define FEC_ENABLE_GPIO 35
|
|
#define FEC_RESET_B_GPIO 104
|
|
|
|
/* make the pins output */
|
|
gpio_direction_output(FEC_ENABLE_GPIO, 0); /* drop PHY power */
|
|
gpio_direction_output(FEC_RESET_B_GPIO, 0); /* assert reset */
|
|
udelay(2);
|
|
|
|
/* turn on power & lift reset */
|
|
gpio_set_value(FEC_ENABLE_GPIO, 1);
|
|
gpio_set_value(FEC_RESET_B_GPIO, 1);
|
|
|
|
return 0;
|
|
}
|
|
late_initcall(imx25_3ds_fec_init);
|
|
|
|
static int imx25_mem_init(void)
|
|
{
|
|
#if defined CONFIG_FREESCALE_MX25_3STACK_SDRAM_64MB_DDR2
|
|
#define SDRAM_SIZE 64 * 1024 * 1024
|
|
#elif defined CONFIG_FREESCALE_MX25_3STACK_SDRAM_128MB_MDDR
|
|
#define SDRAM_SIZE 128 * 1024 * 1024
|
|
#else
|
|
#error "Unsupported SDRAM type"
|
|
#endif
|
|
arm_add_mem_device("ram0", IMX_SDRAM_CS0, SDRAM_SIZE);
|
|
add_mem_device("sram0", 0x78000000, 128 * 1024, IORESOURCE_MEM_WRITEABLE);
|
|
|
|
return 0;
|
|
}
|
|
mem_initcall(imx25_mem_init);
|
|
|
|
static int imx25_devices_init(void)
|
|
{
|
|
#ifdef CONFIG_USB
|
|
/* USB does not work yet. Don't know why. Maybe
|
|
* the CPLD has to be initialized.
|
|
*/
|
|
imx25_usb_init();
|
|
add_generic_usb_ehci_device(DEVICE_ID_DYNAMIC, IMX_OTG_BASE + 0x400, NULL);
|
|
#endif
|
|
|
|
imx25_iim_register_fec_ethaddr();
|
|
imx25_add_fec(&fec_info);
|
|
|
|
if (readl(IMX_CCM_BASE + CCM_RCSR) & (1 << 14))
|
|
nand_info.width = 2;
|
|
|
|
imx25_add_nand(&nand_info);
|
|
|
|
devfs_add_partition("nand0", 0x00000, 0x40000, DEVFS_PARTITION_FIXED, "self_raw");
|
|
dev_add_bb_dev("self_raw", "self0");
|
|
|
|
devfs_add_partition("nand0", 0x40000, 0x20000, DEVFS_PARTITION_FIXED, "env_raw");
|
|
dev_add_bb_dev("env_raw", "env0");
|
|
|
|
i2c_register_board_info(0, i2c_devices, ARRAY_SIZE(i2c_devices));
|
|
imx25_add_i2c0(NULL);
|
|
|
|
armlinux_set_bootparams((void *)0x80000100);
|
|
armlinux_set_architecture(MACH_TYPE_MX25_3DS);
|
|
armlinux_set_serial(imx_uid());
|
|
|
|
return 0;
|
|
}
|
|
|
|
device_initcall(imx25_devices_init);
|
|
|
|
static iomux_v3_cfg_t imx25_pads[] = {
|
|
MX25_PAD_FEC_MDC__FEC_MDC,
|
|
MX25_PAD_FEC_MDIO__FEC_MDIO,
|
|
MX25_PAD_FEC_RDATA0__FEC_RDATA0,
|
|
MX25_PAD_FEC_RDATA1__FEC_RDATA1,
|
|
MX25_PAD_FEC_RX_DV__FEC_RX_DV,
|
|
MX25_PAD_FEC_TDATA0__FEC_TDATA0,
|
|
MX25_PAD_FEC_TDATA1__FEC_TDATA1,
|
|
MX25_PAD_FEC_TX_CLK__FEC_TX_CLK,
|
|
MX25_PAD_FEC_TX_EN__FEC_TX_EN,
|
|
MX25_PAD_POWER_FAIL__POWER_FAIL,
|
|
MX25_PAD_A17__GPIO_2_3,
|
|
MX25_PAD_D12__GPIO_4_8,
|
|
/* UART1 */
|
|
MX25_PAD_UART1_RXD__UART1_RXD,
|
|
MX25_PAD_UART1_TXD__UART1_TXD,
|
|
MX25_PAD_UART1_RTS__UART1_RTS,
|
|
MX25_PAD_UART1_CTS__UART1_CTS,
|
|
/* USBH2 */
|
|
MX25_PAD_D9__USBH2_PWR,
|
|
MX25_PAD_D8__USBH2_OC,
|
|
MX25_PAD_LD0__USBH2_CLK,
|
|
MX25_PAD_LD1__USBH2_DIR,
|
|
MX25_PAD_LD2__USBH2_STP,
|
|
MX25_PAD_LD3__USBH2_NXT,
|
|
MX25_PAD_LD4__USBH2_DATA0,
|
|
MX25_PAD_LD5__USBH2_DATA1,
|
|
MX25_PAD_LD6__USBH2_DATA2,
|
|
MX25_PAD_LD7__USBH2_DATA3,
|
|
MX25_PAD_HSYNC__USBH2_DATA4,
|
|
MX25_PAD_VSYNC__USBH2_DATA5,
|
|
MX25_PAD_LSCLK__USBH2_DATA6,
|
|
MX25_PAD_OE_ACD__USBH2_DATA7,
|
|
/* i2c */
|
|
MX25_PAD_I2C1_CLK__I2C1_CLK,
|
|
MX25_PAD_I2C1_DAT__I2C1_DAT,
|
|
};
|
|
|
|
static int imx25_console_init(void)
|
|
{
|
|
mxc_iomux_v3_setup_multiple_pads(imx25_pads, ARRAY_SIZE(imx25_pads));
|
|
|
|
writel(0x03010101, 0x53f80024);
|
|
|
|
imx25_add_uart0();
|
|
return 0;
|
|
}
|
|
|
|
console_initcall(imx25_console_init);
|
|
|
|
#ifdef CONFIG_NAND_IMX_BOOT
|
|
void __bare_init nand_boot(void)
|
|
{
|
|
imx_nand_load_image(_text, barebox_image_size);
|
|
board_init_lowlevel_return();
|
|
}
|
|
#endif
|
|
|
|
static int imx25_core_setup(void)
|
|
{
|
|
writel(0x01010103, IMX_CCM_BASE + CCM_PCDR2);
|
|
return 0;
|
|
|
|
}
|
|
core_initcall(imx25_core_setup);
|
|
|