79 lines
1.6 KiB
Plaintext
79 lines
1.6 KiB
Plaintext
/*
|
|
* Copyright (C) 2012 Altera Corporation <www.altera.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
/include/ "socfpga.dtsi"
|
|
|
|
/ {
|
|
soc {
|
|
clkmgr@ffd04000 {
|
|
clocks {
|
|
osc1 {
|
|
clock-frequency = <25000000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ethernet@ff702000 {
|
|
phy-mode = "rgmii";
|
|
snps,phy-addr = <0xffffffff>; /* probe for phy addr */
|
|
status = "okay";
|
|
};
|
|
|
|
dwmmc0@ff704000 {
|
|
num-slots = <1>;
|
|
supports-highspeed;
|
|
broken-cd;
|
|
altr,sysmgr = <&system_mgr>;
|
|
altr,dw-mshc-sdr-timing = <0 3>;
|
|
|
|
slot@0 {
|
|
reg = <0>;
|
|
bus-width = <4>;
|
|
};
|
|
};
|
|
|
|
timer@ffc08000 {
|
|
clock-frequency = <100000000>;
|
|
};
|
|
|
|
timer@ffc09000 {
|
|
clock-frequency = <100000000>;
|
|
};
|
|
|
|
timer@ffd00000 {
|
|
clock-frequency = <25000000>;
|
|
};
|
|
|
|
timer@ffd01000 {
|
|
clock-frequency = <25000000>;
|
|
};
|
|
|
|
serial0@ffc02000 {
|
|
clock-frequency = <100000000>;
|
|
};
|
|
|
|
serial1@ffc03000 {
|
|
clock-frequency = <100000000>;
|
|
};
|
|
|
|
sysmgr@ffd08000 {
|
|
cpu1-start-addr = <0xffd080c4>;
|
|
};
|
|
};
|
|
};
|