This replaces the reset_cpu() function which every SoC or board must provide with registered handlers. This makes it possible to have multiple reset functions for boards which have multiple ways to reset the machine. Also boards which have no way at all to reset the machine no longer have to provide a dummy reset_cpu() function. The problem this solves is that some machines have external PMICs or similar to reset the system which have to be preferred over the internal SoC reset, because the PMIC can reset not only the SoC but also the external devices. To pick the right way to reset a machine each handler has a priority. The default priority is 100 and all currently existing restart handlers are registered with this priority. of_get_restart_priority() allows to retrieve the priority from the device tree which makes it possible for boards to give certain restart handlers a higher priority in order to use this one instead of the default one. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
55 lines
1.4 KiB
C
55 lines
1.4 KiB
C
/*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
/**
|
|
* @file
|
|
* @brief Basic clock, sdram and timer handling for S3C24xx CPUs
|
|
*/
|
|
|
|
#include <config.h>
|
|
#include <common.h>
|
|
#include <init.h>
|
|
#include <restart.h>
|
|
#include <io.h>
|
|
#include <mach/s3c-iomap.h>
|
|
#include <mach/s3c-generic.h>
|
|
|
|
#define S3C_WTCON (S3C_WATCHDOG_BASE)
|
|
#define S3C_WTDAT (S3C_WATCHDOG_BASE + 0x04)
|
|
#define S3C_WTCNT (S3C_WATCHDOG_BASE + 0x08)
|
|
|
|
static void __noreturn samsung_restart_soc(struct restart_handler *rst)
|
|
{
|
|
/* Disable watchdog */
|
|
writew(0x0000, S3C_WTCON);
|
|
|
|
/* Initialize watchdog timer count register */
|
|
writew(0x0001, S3C_WTCNT);
|
|
|
|
/* Enable watchdog timer; assert reset at timer timeout */
|
|
writew(0x0021, S3C_WTCON);
|
|
|
|
/* loop forever and wait for reset to happen */
|
|
hang();
|
|
}
|
|
|
|
static int restart_register_feature(void)
|
|
{
|
|
restart_handler_register_fn(samsung_restart_soc);
|
|
|
|
return 0;
|
|
}
|
|
coredevice_initcall(restart_register_feature);
|