Sascha Hauer d4aaca3647 clk: clk-divider: sync with kernel code ... This updates the clk-divider to Kernel code, but without power-of-two divider support which we do not need yet. This also adds table based divider support to the divider. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>		2014-03-28 21:03:14 +01:00
..
mvebu	clk: clk-fixed-factor: pass flags to initializers	2014-03-28 21:03:14 +01:00
mxs	clk: clk-fixed-factor: pass flags to initializers	2014-03-28 21:03:14 +01:00
tegra	clk: clk-fixed-factor: pass flags to initializers	2014-03-28 21:03:14 +01:00
Kconfig	clk: Add Altera SoCFPGA clk support	2013-09-23 08:40:31 +02:00
Makefile	clk: Add Altera SoCFPGA clk support	2013-09-23 08:40:31 +02:00
clk-divider-table.c	clk: clk-divider: pass flags to initializers	2014-03-28 21:03:14 +01:00
clk-divider.c	clk: clk-divider: sync with kernel code	2014-03-28 21:03:14 +01:00
clk-fixed-factor.c	clk: clk-fixed-factor: pass flags to initializers	2014-03-28 21:03:14 +01:00
clk-fixed.c	drivers/clk/clk-fixed.c: Fix sparse warning	2014-02-17 08:21:22 +01:00
clk-gate.c	clk: clk-gate: pass flags to initializers	2014-03-28 21:03:02 +01:00
clk-mux.c	clk: clk-mux: pass clk flags from initializers	2014-03-28 10:51:30 +01:00
clk.c	clk: implement clk_round_rate	2014-03-28 08:45:11 +01:00
clkdev.c	clk: avoid possible NULL ptr deref	2014-02-10 08:49:55 +01:00
socfpga.c	clk: Add Altera SoCFPGA clk support	2013-09-23 08:40:31 +02:00