This patch updates the clock dividers for the graphics processor. It is based on commit: c4e1d9b718b65436e30422506f43fa4eb21069d3 at http://arago-project.org/git/projects/?p=u-boot-omap3.git Signed-off-by: Sanjeev Premi <premi@ti.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
427 lines
12 KiB
ArmAsm
427 lines
12 KiB
ArmAsm
/**
|
|
* @file
|
|
* @brief Provides PRCM divisors and SRAM execution code.
|
|
*
|
|
* FileName: arch/arm/mach-omap/omap3_clock_core.S
|
|
*
|
|
* This provides two things:
|
|
* @li @ref omap3_clock.c cannot have switch or global variables.
|
|
* This file provides the constant data for the file to use.
|
|
*
|
|
* @li @ref prcm_init cannot execute certain critical clock
|
|
* configurations while running in SDRAM/Flash. This provides
|
|
* relocation and execution capability for the same.
|
|
*
|
|
* Orignally from http://linux.omap.com/pub/bootloader/3430sdp/u-boot-v1.tar.gz
|
|
*/
|
|
/*
|
|
* (C) Copyright 2006-2008
|
|
* Texas Instruments, <www.ti.com>
|
|
* Richard Woodruff <r-woodruff2@ti.com>
|
|
* Nishanth Menon <x0nishan@ti.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <config.h>
|
|
#include <mach/silicon.h>
|
|
#include <mach/clocks.h>
|
|
#include <mach/gpmc.h>
|
|
|
|
#ifdef CONFIG_OMAP3_COPY_CLOCK_SRAM
|
|
/**
|
|
* @fn void cpy_clk_code(u32 R1)
|
|
*
|
|
* @brief cpy_clk_code: relocates clock code into SRAM where its safer to
|
|
* execute
|
|
*
|
|
* @param[in] R1 = SRAM destination address.
|
|
*
|
|
* @return void
|
|
*/
|
|
.global cpy_clk_code
|
|
cpy_clk_code:
|
|
/* Copy DPLL code into SRAM */
|
|
adr r0, go_to_speed /* get addr of clock setting code */
|
|
mov r2, #384 /* r2 size to copy (div by 32 bytes) */
|
|
mov r1, r1 /* r1 <- dest address (passed in) */
|
|
add r2, r2, r0 /* r2 <- source end address */
|
|
next2:
|
|
ldmia r0!, {r3-r10} /* copy from source address [r0] */
|
|
stmia r1!, {r3-r10} /* copy to target address [r1] */
|
|
cmp r0, r2 /* until source end address [r2] */
|
|
bne next2
|
|
mov pc, lr /* back to caller */
|
|
|
|
/**
|
|
* @fn void go_to_speed(u32 R0, u32 R1, u32 R3)
|
|
*
|
|
* @brief go_to_speed: Function which configures the clocks
|
|
* Moves to bypass, -Commits clock dividers, -puts dpll at speed
|
|
* -executed from SRAM.
|
|
* @warning Note: If core unlocks/relocks and SDRAM is running fast already
|
|
* it gets confused. A reset of the controller gets it back. Taking
|
|
* away its L3 when its not in self refresh seems bad for it.
|
|
* Normally, this code runs from flash before SDR is init so that
|
|
* should be ok.
|
|
*
|
|
* @param[in] R1 = SRAM destination address.
|
|
* @param[in] R0 = CM_CLKEN_PLL-bypass value
|
|
* @param[in] R1 = CM_CLKSEL1_PLL-m, n, and divider values
|
|
* @param[in] R2 = CM_CLKSEL_CORE-divider values
|
|
* @param[in] R3 = CM_IDLEST_CKGEN - addr dpll lock wait
|
|
*
|
|
* @return void
|
|
*/
|
|
.global go_to_speed
|
|
go_to_speed:
|
|
stmfd sp!, {r4-r6}
|
|
|
|
/* move into fast relock bypass */
|
|
ldr r4, pll_ctl_add
|
|
str r0, [r4]
|
|
wait1:
|
|
ldr r5, [r3] /* get status */
|
|
and r5, r5, #0x1 /* isolate core status */
|
|
cmp r5, #0x1 /* still locked? */
|
|
beq wait1 /* if lock, loop */
|
|
|
|
/* set new dpll dividers _after_ in bypass */
|
|
ldr r5, pll_div_add1
|
|
str r1, [r5] /* set m, n, m2 */
|
|
ldr r5, pll_div_add2
|
|
str r2, [r5] /* set l3/l4/.. dividers*/
|
|
ldr r5, pll_div_add3 /* wkup */
|
|
ldr r2, pll_div_val3 /* rsm val */
|
|
str r2, [r5]
|
|
ldr r5, pll_div_add4 /* gfx */
|
|
ldr r2, pll_div_val4
|
|
str r2, [r5]
|
|
ldr r5, pll_div_add5 /* emu */
|
|
ldr r2, pll_div_val5
|
|
str r2, [r5]
|
|
|
|
#if 0
|
|
/* FIXME: now prepare GPMC (flash) for new dpll speed
|
|
* For NOR/NAND/OneNAND boot ->make this as Kconfig?
|
|
*/
|
|
/* flash needs to be stable when we jump back to it */
|
|
ldr r6, flash_cfg_offset
|
|
ldr r5, flash_cfg_addr /* CFG1 */
|
|
ldr r2, flash_cfg1_val
|
|
str r2, [r5]
|
|
add r5, r5, r6 /* CFG2 */
|
|
ldr r2, flash_cfg2_val
|
|
str r2, [r5]
|
|
add r5, r5, r6 /* CFG3 */
|
|
ldr r2, flash_cfg3_val
|
|
str r2, [r5]
|
|
add r5, r5, r6 /* CFG4 */
|
|
ldr r2, flash_cfg4_val
|
|
str r2, [r5]
|
|
add r5, r5, r6 /* CFG5 */
|
|
ldr r2, flash_cfg5_val
|
|
str r2, [r5]
|
|
add r5, r5, r6 /* CFG6 */
|
|
ldr r2, flash_cfg6_val
|
|
str r2, [r5]
|
|
#endif /* Debug */
|
|
|
|
/* lock DPLL3 and wait a bit */
|
|
orr r0, r0, #0x7 /* set up for lock mode */
|
|
str r0, [r4] /* lock */
|
|
nop /* ARM slow at this point working at sys_clk */
|
|
nop
|
|
nop
|
|
nop
|
|
wait2:
|
|
ldr r5, [r3] /* get status */
|
|
and r5, r5, #0x1 /* isolate core status */
|
|
cmp r5, #0x1 /* still locked? */
|
|
bne wait2 /* if lock, loop */
|
|
nop
|
|
nop
|
|
nop
|
|
nop
|
|
ldmfd sp!, {r4-r6}
|
|
mov pc, lr /* back to caller, locked */
|
|
|
|
_go_to_speed: .word go_to_speed
|
|
|
|
/* these constants need to be close for PIC code */
|
|
/* FIXME: The Nor has to be in the Flash Base CS0 for this condition to happen*/
|
|
#if 0
|
|
flash_cfg_addr:
|
|
.word GPMC_REG(CONFIG1_0)
|
|
flash_cfg_offset:
|
|
.word GPMC_REG(CONFIG2_0) - GPMC_REG(CONFIG1_0)
|
|
flash_cfg1_val:
|
|
.word CONFIG_VALUE_GPMC_CONFIG1
|
|
flash_cfg2_val:
|
|
.word CONFIG_VALUE_GPMC_CONFIG2
|
|
flash_cfg3_val:
|
|
.word CONFIG_VALUE_GPMC_CONFIG3
|
|
flash_cfg4_val:
|
|
.word CONFIG_VALUE_GPMC_CONFIG4
|
|
flash_cfg5_val:
|
|
.word CONFIG_VALUE_GPMC_CONFIG5
|
|
flash_cfg6_val:
|
|
.word CONFIG_VALUE_GPMC_CONFIG6
|
|
#endif
|
|
pll_ctl_add:
|
|
.word CM_CLKEN_PLL
|
|
pll_div_add1:
|
|
.word CM_CLKSEL1_PLL
|
|
pll_div_add2:
|
|
.word CM_CLKSEL_CORE
|
|
pll_div_add3:
|
|
.word CM_CLKSEL_WKUP
|
|
pll_div_val3:
|
|
.word (WKUP_RSM << 1)
|
|
pll_div_add4:
|
|
.word CM_CLKSEL_GFX
|
|
pll_div_val4:
|
|
.word GFX_DIV_34X
|
|
pll_div_add5:
|
|
.word CM_CLKSEL1_EMU
|
|
pll_div_val5:
|
|
.word CLSEL1_EMU_VAL
|
|
|
|
#endif /* OMAP3_CLOCK_COPY_SRAM */
|
|
|
|
/* the literal pools origin */
|
|
.ltorg
|
|
|
|
/* MPU DPLL Parameter table
|
|
*
|
|
* This table defines the DPLL parameter table for the MPU as defined by
|
|
* "struct dpll_param defined" in "omap3-clock.h"
|
|
*
|
|
* The tables are defined for separately each silicon revision.
|
|
*/
|
|
.globl mpu_dpll_param_34x_es1
|
|
mpu_dpll_param_34x_es1:
|
|
/* M N FREQSEL M2 */
|
|
.word 0x0FE, 0x07, 0x05, 0x01 /* 12 MHz */
|
|
.word 0x17D, 0x0C, 0x03, 0x01 /* 13 MHz */
|
|
.word 0x179, 0x12, 0x04, 0x01 /* 19.2 MHz */
|
|
.word 0x17D, 0x19, 0x03, 0x01 /* 26 MHz */
|
|
.word 0x1FA, 0x32, 0x03, 0x01 /* 38.4 MHz */
|
|
|
|
.globl mpu_dpll_param_34x_es2
|
|
mpu_dpll_param_34x_es2:
|
|
/* M N FREQSEL M2 */
|
|
.word 0x0FA, 0x05, 0x07, 0x01 /* 12 MHz */
|
|
.word 0x1F4, 0x0C, 0x03, 0x01 /* 13 MHz */
|
|
.word 0x271, 0x17, 0x03, 0x01 /* 19.2 MHz */
|
|
.word 0x0FA, 0x0C, 0x07, 0x01 /* 26 MHz */
|
|
.word 0x271, 0x2F, 0x03, 0x01 /* 38.4 MHz */
|
|
|
|
/**
|
|
* @brief Get address of MPU DPLL param table (OMAP34XX).
|
|
*
|
|
* @param rev Silicon revision.
|
|
*
|
|
* @return Address of the param table
|
|
*/
|
|
.globl get_mpu_dpll_param_34x
|
|
get_mpu_dpll_param_34x:
|
|
mov r3, r0
|
|
lsl r3, r3, #16 /* Isolate silicon revision */
|
|
lsr r3, r3, #16
|
|
cmp r3, #0 /* Revision 1 ? */
|
|
adr r0, mpu_dpll_param_34x_es1
|
|
bxeq lr
|
|
adr r0, mpu_dpll_param_34x_es2
|
|
mov pc, lr
|
|
|
|
iva_dpll_param_34x_es1:
|
|
/* M N FREQSEL M2 */
|
|
.word 0x07D, 0x05, 0x07, 0x01 /* 12 MHz */
|
|
.word 0x0FA, 0x0C, 0x03, 0x01 /* 13 MHz */
|
|
.word 0x082, 0x09, 0x07, 0x01 /* 19.2 MHz */
|
|
.word 0x07D, 0x0C, 0x07, 0x01 /* 26 MHz */
|
|
.word 0x13F, 0x30, 0x03, 0x01 /* 38.4 MHz */
|
|
|
|
iva_dpll_param_34x_es2:
|
|
/* M N FREQSEL M2 */
|
|
.word 0x0B4, 0x05, 0x07, 0x01 /* 12 MHz */
|
|
.word 0x168, 0x0C, 0x03, 0x01 /* 13 MHz */
|
|
.word 0x0E1, 0x0B, 0x06, 0x01 /* 19.2 MHz */
|
|
.word 0x0B4, 0x0C, 0x07, 0x01 /* 26 MHz */
|
|
.word 0x0E1, 0x17, 0x06, 0x01 /* 38.4 MHz */
|
|
|
|
/**
|
|
* @brief Get address of IVA DPLL param table (OMAP34XX).
|
|
*
|
|
* @param rev Silicon revision.
|
|
*
|
|
* @return Address of the param table
|
|
*/
|
|
.globl get_iva_dpll_param_34x
|
|
get_iva_dpll_param_34x:
|
|
mov r3, r0
|
|
lsl r3, r3, #16 /* Isolate silicon revision */
|
|
lsr r3, r3, #16
|
|
cmp r3, #0 /* Revision 1 ? */
|
|
adr r0, iva_dpll_param_34x_es1
|
|
bxeq lr
|
|
adr r0, iva_dpll_param_34x_es2
|
|
mov pc, lr
|
|
|
|
core_dpll_param_34x_es1:
|
|
/* M N FREQSEL M2 */
|
|
.word 0x19F, 0x0E, 0x03, 0x01 /* 12 MHz */
|
|
.word 0x1B2, 0x10, 0x03, 0x01 /* 13 MHz */
|
|
.word 0x19F, 0x17, 0x03, 0x01 /* 19.2 MHz */
|
|
.word 0x1B2, 0x21, 0x03, 0x01 /* 26 MHz */
|
|
.word 0x19F, 0x2F, 0x03, 0x01 /* 38.4 MHz */
|
|
|
|
core_dpll_param_34x_es2:
|
|
/* M N FREQSEL M2 */
|
|
.word 0x0A6, 0x05, 0x07, 0x01 /* 12 MHz */
|
|
.word 0x14C, 0x0C, 0x03, 0x01 /* 13 MHz */
|
|
.word 0x19F, 0x17, 0x03, 0x01 /* 19.2 MHz */
|
|
.word 0x0A6, 0x0C, 0x07, 0x01 /* 26 MHz */
|
|
.word 0x19F, 0x2F, 0x03, 0x01 /* 38.4 MHz */
|
|
|
|
/**
|
|
* @brief Get address of CORE DPLL param table (OMAP34XX).
|
|
*
|
|
* @param rev Silicon revision.
|
|
*
|
|
* @return Address of the param table
|
|
*/
|
|
.globl get_core_dpll_param_34x
|
|
get_core_dpll_param_34x:
|
|
mov r3, r0
|
|
lsl r3, r3, #16 /* Isolate silicon revision */
|
|
lsr r3, r3, #16
|
|
cmp r3, #0 /* Revision 1 ? */
|
|
adr r0, core_dpll_param_34x_es1
|
|
bxeq lr
|
|
adr r0, core_dpll_param_34x_es2
|
|
mov pc, lr
|
|
|
|
/* PER DPLL values are same for both ES1 and ES2 */
|
|
per_dpll_param_34x:
|
|
/* M N FREQSEL M2 */
|
|
.word 0x0D8, 0x05, 0x07, 0x09 /* 12 MHz */
|
|
.word 0x1B0, 0x0C, 0x03, 0x09 /* 13 MHz */
|
|
.word 0x0E1, 0x09, 0x07, 0x09 /* 19.2 MHz */
|
|
.word 0x0D8, 0x0C, 0x07, 0x09 /* 26 MHz */
|
|
.word 0x0E1, 0x13, 0x07, 0x09 /* 38.4 MHz */
|
|
|
|
/**
|
|
* @brief Get address of PER DPLL param table (OMAP34XX).
|
|
*
|
|
* @param rev Silicon revision (not used).
|
|
*
|
|
* @return Address of the param table
|
|
*/
|
|
.globl get_per_dpll_param_34x
|
|
get_per_dpll_param_34x:
|
|
adr r0, per_dpll_param_34x
|
|
mov pc, lr
|
|
|
|
.globl mpu_dpll_param_36x
|
|
mpu_dpll_param_36x:
|
|
/* FIXME: All values correspond to 26MHz only */
|
|
/* M N FREQSEL M2 */
|
|
.word 0x12C, 0x0C, 0x00, 0x01 /* 12 MHz */
|
|
.word 0x12C, 0x0C, 0x00, 0x01 /* 13 MHz */
|
|
.word 0x12C, 0x0C, 0x00, 0x01 /* 19.2 MHz */
|
|
.word 0x12C, 0x0C, 0x00, 0x01 /* 26 MHz */
|
|
.word 0x12C, 0x0C, 0x00, 0x01 /* 38.4 MHz */
|
|
|
|
/**
|
|
* @brief Get address of MPU DPLL param table (OMAP36XX).
|
|
*
|
|
* @param rev Silicon revision.
|
|
*
|
|
* @return Address of the param table
|
|
*/
|
|
.globl get_mpu_dpll_param_36x
|
|
get_mpu_dpll_param_36x:
|
|
adr r0, mpu_dpll_param_36x
|
|
mov pc, lr
|
|
|
|
.globl iva_dpll_param_36x
|
|
iva_dpll_param_36x:
|
|
/* FIXME: All values correspond to 26MHz only */
|
|
/* M N FREQSEL M2 */
|
|
.word 0x00A, 0x00, 0x00, 0x01 /* 12 MHz */
|
|
.word 0x00A, 0x00, 0x00, 0x01 /* 13 MHz */
|
|
.word 0x00A, 0x00, 0x00, 0x01 /* 19.2 MHz */
|
|
.word 0x00A, 0x00, 0x00, 0x01 /* 26 MHz */
|
|
.word 0x00A, 0x00, 0x00, 0x01 /* 38.4 MHz */
|
|
|
|
/**
|
|
* @brief Get address of IVA DPLL param table (OMAP36XX).
|
|
*
|
|
* @param rev Silicon revision.
|
|
*
|
|
* @return Address of the param table
|
|
*/
|
|
.globl get_iva_dpll_param_36x
|
|
get_iva_dpll_param_36x:
|
|
adr r0, iva_dpll_param_36x
|
|
mov pc, lr
|
|
|
|
.globl core_dpll_param_36x
|
|
core_dpll_param_36x:
|
|
/* FIXME: All values correspond to 26MHz only */
|
|
/* M N FREQSEL M2 */
|
|
.word 0x0C8, 0x0C, 0x00, 0x01 /* 12 MHz */
|
|
.word 0x0C8, 0x0C, 0x00, 0x01 /* 13 MHz */
|
|
.word 0x0C8, 0x0C, 0x00, 0x01 /* 19.2 MHz */
|
|
.word 0x0C8, 0x0C, 0x00, 0x01 /* 26 MHz */
|
|
.word 0x0C8, 0x0C, 0x00, 0x01 /* 38.4 MHz */
|
|
|
|
/**
|
|
* @brief Get address of IVA DPLL param table (OMAP36XX).
|
|
*
|
|
* @param rev Silicon revision.
|
|
*
|
|
* @return Address of the param table
|
|
*/
|
|
.globl get_core_dpll_param_36x
|
|
get_core_dpll_param_36x:
|
|
adr r0, core_dpll_param_36x
|
|
mov pc, lr
|
|
|
|
.globl per_dpll_param_36x
|
|
per_dpll_param_36x:
|
|
/* FIXME: All values correspond to 26MHz only */
|
|
/* M N M2 M3 M4 M5 M6 m2DIV */
|
|
.word 0x1B0, 0x0C, 9, 0x10, 9, 4, 3, 1 /* 12 MHz */
|
|
.word 0x1B0, 0x0C, 9, 0x10, 9, 4, 3, 1 /* 13 MHz */
|
|
.word 0x1B0, 0x0C, 9, 0x10, 9, 4, 3, 1 /* 19.2 MHz */
|
|
.word 0x1B0, 0x0C, 9, 0x10, 9, 4, 3, 1 /* 26 MHz */
|
|
.word 0x1B0, 0x0C, 9, 0x10, 9, 4, 3, 1 /* 38.4 MHz */
|
|
|
|
/**
|
|
* @brief Get address of PER DPLL param table (OMAP36XX).
|
|
*
|
|
* @param rev Silicon revision.
|
|
*
|
|
* @return Address of the param table
|
|
*/
|
|
.globl get_per_dpll_param_36x
|
|
get_per_dpll_param_36x:
|
|
adr r0, per_dpll_param_36x
|
|
mov pc, lr
|