u-boot/include/configs/CPCI750.h

621 lines
22 KiB
C
Raw Normal View History

2004-12-16 18:05:42 +00:00
/*
* (C) Copyright 2001
* Josh Huber <huber@mclx.com>, Mission Critical Linux, Inc.
*
* See file CREDITS for list of people who contributed to this
* project.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
2006-03-06 12:03:37 +00:00
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
2004-12-16 18:05:42 +00:00
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
/*
* board/config.h - configuration options, board specific
*/
/*************************************************************************
* (c) 2004 esd gmbh Hannover
*
*
* from db64360.h file
* by Reinhard Arlt reinhard.arlt@esd-electronics.com
*
************************************************************************/
#ifndef __CONFIG_H
#define __CONFIG_H
/* This define must be before the core.h include */
#define CONFIG_CPCI750 1 /* this is an CPCI750 board */
#ifndef __ASSEMBLY__
#include <../board/Marvell/include/core.h>
#endif
/*-----------------------------------------------------*/
#include "../board/esd/cpci750/local.h"
/*
* High Level Configuration Options
* (easy to change)
*/
#define CONFIG_750FX /* we have a 750FX (override local.h) */
#define CONFIG_CPCI750 1 /* this is an CPCI750 board */
2006-03-06 12:03:37 +00:00
#define CONFIG_BAUDRATE 9600 /* console baudrate = 9600 */
2004-12-16 18:05:42 +00:00
#undef CONFIG_ECC /* enable ECC support */
/* which initialization functions to call for this board */
#define CONFIG_MISC_INIT_R
#define CONFIG_BOARD_PRE_INIT
#define CONFIG_BOARD_EARLY_INIT_F 1
#define CFG_BOARD_NAME "CPCI750"
#define CONFIG_IDENT_STRING "Marvell 64360 + IBM750FX"
/*#define CFG_HUSH_PARSER*/
#define CFG_HUSH_PARSER
2004-12-16 18:05:42 +00:00
#define CFG_PROMPT_HUSH_PS2 "> "
#define CFG_AUTO_COMPLETE 1
2004-12-16 18:05:42 +00:00
/* Define which ETH port will be used for connecting the network */
#define CFG_ETH_PORT ETH_0
/*
* The following defines let you select what serial you want to use
* for your console driver.
*
* what to do:
2006-03-06 12:03:37 +00:00
* to use the DUART, undef CONFIG_MPSC. If you have hacked a serial
2004-12-16 18:05:42 +00:00
* cable onto the second DUART channel, change the CFG_DUART port from 1
* to 0 below.
*
* to use the MPSC, #define CONFIG_MPSC. If you have wired up another
* mpsc channel, change CONFIG_MPSC_PORT to the desired value.
*/
2006-03-06 12:03:37 +00:00
#define CONFIG_MPSC
2004-12-16 18:05:42 +00:00
#define CONFIG_MPSC_PORT 0
/* to change the default ethernet port, use this define (options: 0, 1, 2) */
#define CONFIG_NET_MULTI
2006-03-06 12:03:37 +00:00
#define MV_ETH_DEVS 1
2004-12-16 18:05:42 +00:00
#define CONFIG_ETHER_PORT 0
#undef CONFIG_ETHER_PORT_MII /* use RMII */
#define CONFIG_BOOTDELAY 5 /* autoboot disabled */
#define CONFIG_RTC_M48T35A 1 /* ST Electronics M48 timekeeper */
#define CONFIG_ZERO_BOOTDELAY_CHECK
#undef CONFIG_BOOTARGS
/* -----------------------------------------------------------------------------
* New bootcommands for Marvell CPCI750 c 2002 Ingo Assmus
*/
#define CONFIG_IPADDR "192.168.0.185"
#define CONFIG_SERIAL "AA000001"
#define CONFIG_SERVERIP "10.0.0.79"
2006-03-06 12:03:37 +00:00
#define CONFIG_ROOTPATH "/export/nfs_cpci750/%s"
2004-12-16 18:05:42 +00:00
#define CONFIG_TESTDRAMDATA y
2006-03-06 12:03:37 +00:00
#define CONFIG_TESTDRAMADDRESS n
2004-12-16 18:05:42 +00:00
#define CONFIG_TESETDRAMWALK n
/* ----------------------------------------------------------------------------- */
2006-03-06 12:03:37 +00:00
#define CONFIG_LOADS_ECHO 0 /* echo off for serial download */
#define CFG_LOADS_BAUD_CHANGE /* allow baudrate changes */
2004-12-16 18:05:42 +00:00
#undef CONFIG_WATCHDOG /* watchdog disabled */
2006-03-06 12:03:37 +00:00
#undef CONFIG_ALTIVEC /* undef to disable */
2004-12-16 18:05:42 +00:00
#define CONFIG_BOOTP_MASK (CONFIG_BOOTP_DEFAULT | \
CONFIG_BOOTP_BOOTFILESIZE)
2006-03-06 12:03:37 +00:00
#define CONFIG_COMMANDS (CONFIG_CMD_DFL \
2004-12-16 18:05:42 +00:00
| CFG_CMD_ASKENV \
2006-03-06 12:03:37 +00:00
| CFG_CMD_I2C \
2004-12-16 18:05:42 +00:00
| CFG_CMD_CACHE \
| CFG_CMD_EEPROM \
2006-03-06 12:03:37 +00:00
| CFG_CMD_PCI \
2004-12-16 18:05:42 +00:00
| CFG_CMD_ELF \
| CFG_CMD_DATE \
2006-03-06 12:03:37 +00:00
| CFG_CMD_NET \
| CFG_CMD_PING \
| CFG_CMD_IDE \
| CFG_CMD_FAT \
| CFG_CMD_EXT2 \
2004-12-16 18:05:42 +00:00
)
#define CONFIG_DOS_PARTITION
/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
#include <cmd_confdefs.h>
#define CONFIG_USE_CPCIDVI
2006-03-06 12:03:37 +00:00
#ifdef CONFIG_USE_CPCIDVI
#define CONFIG_VIDEO
#define CONFIG_VIDEO_CT69000
#define CONFIG_CFB_CONSOLE
#define CONFIG_VIDEO_SW_CURSOR
#define CONFIG_VIDEO_LOGO
#define CONFIG_I8042_KBD
#define CFG_ISA_IO 0
#endif
2004-12-16 18:05:42 +00:00
/*
* Miscellaneous configurable options
*/
#define CFG_I2C_EEPROM_ADDR_LEN 2
#define CFG_I2C_MULTI_EEPROMS
2006-03-06 12:03:37 +00:00
#define CFG_I2C_SPEED 80000 /* I2C speed default */
2004-12-16 18:05:42 +00:00
#define CFG_GT_DUAL_CPU /* also for JTAG even with one cpu */
2006-03-06 12:03:37 +00:00
#define CFG_LONGHELP /* undef to save memory */
#define CFG_PROMPT "=> " /* Monitor Command Prompt */
2004-12-16 18:05:42 +00:00
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
2006-03-06 12:03:37 +00:00
#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
2004-12-16 18:05:42 +00:00
#else
2006-03-06 12:03:37 +00:00
#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
2004-12-16 18:05:42 +00:00
#endif
2006-03-06 12:03:37 +00:00
#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
#define CFG_MAXARGS 16 /* max number of command args */
2004-12-16 18:05:42 +00:00
#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
/*#define CFG_MEMTEST_START 0x00400000*/ /* memtest works on */
/*#define CFG_MEMTEST_END 0x00C00000*/ /* 4 ... 12 MB in DRAM */
2006-03-06 12:03:37 +00:00
/*#define CFG_MEMTEST_END 0x07c00000*/ /* 4 ... 124 MB in DRAM */
2004-12-16 18:05:42 +00:00
/*
#define CFG_DRAM_TEST
* DRAM tests
* CFG_DRAM_TEST - enables the following tests.
*
* CFG_DRAM_TEST_DATA - Enables test for shorted or open data lines
2006-03-06 12:03:37 +00:00
* Environment variable 'test_dram_data' must be
* set to 'y'.
2004-12-16 18:05:42 +00:00
* CFG_DRAM_TEST_DATA - Enables test to verify that each word is uniquely
2006-03-06 12:03:37 +00:00
* addressable. Environment variable
* 'test_dram_address' must be set to 'y'.
2004-12-16 18:05:42 +00:00
* CFG_DRAM_TEST_WALK - Enables test a 64-bit walking ones pattern test.
2006-03-06 12:03:37 +00:00
* This test takes about 6 minutes to test 64 MB.
* Environment variable 'test_dram_walk' must be
* set to 'y'.
2004-12-16 18:05:42 +00:00
*/
#define CFG_DRAM_TEST
#if defined(CFG_DRAM_TEST)
#define CFG_MEMTEST_START 0x00400000 /* memtest works on */
/*#define CFG_MEMTEST_END 0x00C00000*/ /* 4 ... 12 MB in DRAM */
2006-03-06 12:03:37 +00:00
#define CFG_MEMTEST_END 0x07c00000 /* 4 ... 124 MB in DRAM */
2004-12-16 18:05:42 +00:00
#define CFG_DRAM_TEST_DATA
#define CFG_DRAM_TEST_ADDRESS
#define CFG_DRAM_TEST_WALK
#endif /* CFG_DRAM_TEST */
#define CONFIG_DISPLAY_MEMMAP /* at the end of the bootprocess show the memory map */
#undef CFG_DISPLAY_DIMM_SPD_CONTENT /* show SPD content during boot */
2006-03-06 12:03:37 +00:00
#define CFG_LOAD_ADDR 0x00300000 /* default load address */
2004-12-16 18:05:42 +00:00
2006-03-06 12:03:37 +00:00
#define CFG_HZ 1000 /* decr freq: 1ms ticks */
#define CFG_BUS_HZ 133000000 /* 133 MHz (CPU = 5*Bus = 666MHz) */
2004-12-16 18:05:42 +00:00
#define CFG_BUS_CLK CFG_BUS_HZ
#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
#define CFG_TCLK 133000000
/*#define CFG_750FX_HID0 0x8000c084*/
#define CFG_750FX_HID0 0x80008484
#define CFG_750FX_HID1 0x54800000
#define CFG_750FX_HID2 0x00000000
/*
* Low Level Configuration Settings
* (address mappings, register initial values, etc.)
* You should know what you are doing if you make changes here.
*/
/*-----------------------------------------------------------------------
* Definitions for initial stack pointer and data area
*/
/*
* When locking data in cache you should point the CFG_INIT_RAM_ADDRESS
* To an unused memory region. The stack will remain in cache until RAM
* is initialized
*/
2006-03-06 12:03:37 +00:00
#undef CFG_INIT_RAM_LOCK
2004-12-16 18:05:42 +00:00
/* #define CFG_INIT_RAM_ADDR 0x40000000*/ /* unused memory region */
/* #define CFG_INIT_RAM_ADDR 0xfba00000*/ /* unused memory region */
#define CFG_INIT_RAM_ADDR 0xf1080000 /* unused memory region */
#define CFG_INIT_RAM_END 0x1000
#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for init data */
#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
#define RELOCATE_INTERNAL_RAM_ADDR
#ifdef RELOCATE_INTERNAL_RAM_ADDR
2006-03-06 12:03:37 +00:00
/*#define CFG_INTERNAL_RAM_ADDR 0xfba00000*/
2004-12-16 18:05:42 +00:00
#define CFG_INTERNAL_RAM_ADDR 0xf1080000
#endif
/*-----------------------------------------------------------------------
* Start addresses for the final memory configuration
* (Set up by the startup code)
* Please note that CFG_SDRAM_BASE _must_ start at 0
*/
2006-03-06 12:03:37 +00:00
#define CFG_SDRAM_BASE 0x00000000
2004-12-16 18:05:42 +00:00
/* Dummies for BAT 4-7 */
2006-03-06 12:03:37 +00:00
#define CFG_SDRAM1_BASE 0x10000000 /* each 256 MByte */
#define CFG_SDRAM2_BASE 0x20000000
#define CFG_SDRAM3_BASE 0x30000000
#define CFG_SDRAM4_BASE 0x40000000
2004-12-16 18:05:42 +00:00
#define CFG_RESET_ADDRESS 0xfff00100
2006-03-06 12:03:37 +00:00
#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
2004-12-16 18:05:42 +00:00
#define CFG_MONITOR_BASE 0xfff00000
2006-03-06 12:03:37 +00:00
#define CFG_MALLOC_LEN (128 << 10) /* Reserve 256 kB for malloc */
2004-12-16 18:05:42 +00:00
/*-----------------------------------------------------------------------
* FLASH related
*----------------------------------------------------------------------*/
#define CFG_FLASH_CFI_DRIVER
2004-12-16 18:05:42 +00:00
#define CFG_FLASH_CFI 1 /* Flash is CFI conformant */
#define CFG_FLASH_PROTECTION 1 /* use hardware protection */
#define CFG_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
2006-03-06 12:03:37 +00:00
#define CFG_FLASH_BASE 0xfc000000 /* start of flash banks */
#define CFG_MAX_FLASH_BANKS 4 /* max number of memory banks */
2006-03-06 12:03:37 +00:00
#define CFG_FLASH_INCREMENT 0x01000000 /* size of flash bank */
#define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
#define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE, \
CFG_FLASH_BASE + 1*CFG_FLASH_INCREMENT, \
CFG_FLASH_BASE + 2*CFG_FLASH_INCREMENT, \
CFG_FLASH_BASE + 3*CFG_FLASH_INCREMENT }
#define CFG_FLASH_EMPTY_INFO 1 /* show if bank is empty */
2004-12-16 18:05:42 +00:00
/* areas to map different things with the GT in physical space */
#define CFG_DRAM_BANKS 4
/* What to put in the bats. */
#define CFG_MISC_REGION_BASE 0xf0000000
/* Peripheral Device section */
/*******************************************************/
2006-03-06 12:03:37 +00:00
/* We have on the cpci750 Board : */
/* GT-Chipset Register Area */
/* GT-Chipset internal SRAM 256k */
/* SRAM on external device module */
/* Real time clock on external device module */
/* dobble UART on external device module */
/* Data flash on external device module */
/* Boot flash on external device module */
2004-12-16 18:05:42 +00:00
/*******************************************************/
#define CFG_DFL_GT_REGS 0x14000000 /* boot time GT_REGS */
2006-03-06 12:03:37 +00:00
#define CFG_CPCI750_RESET_ADDR 0x14000000 /* After power on Reset the CPCI750 is here */
2004-12-16 18:05:42 +00:00
2006-03-06 12:03:37 +00:00
#undef MARVEL_STANDARD_CFG
#ifndef MARVEL_STANDARD_CFG
2004-12-16 18:05:42 +00:00
/*++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/
#define CFG_GT_REGS 0xf1000000 /* GT Registers will be mapped here */
/*#define CFG_DEV_BASE 0xfc000000*/ /* GT Devices CS start here */
#define CFG_INT_SRAM_BASE 0xf1080000 /* GT offers 256k internal fast SRAM */
#define CFG_BOOT_SPACE 0xff000000 /* BOOT_CS0 flash 0 */
#define CFG_DEV0_SPACE 0xfc000000 /* DEV_CS0 flash 1 */
#define CFG_DEV1_SPACE 0xfd000000 /* DEV_CS1 flash 2 */
#define CFG_DEV2_SPACE 0xfe000000 /* DEV_CS2 flash 3 */
#define CFG_DEV3_SPACE 0xf0000000 /* DEV_CS3 nvram/can */
2006-03-06 12:03:37 +00:00
#define CFG_BOOT_SIZE _16M /* cpci750 flash 0 */
#define CFG_DEV0_SIZE _16M /* cpci750 flash 1 */
#define CFG_DEV1_SIZE _16M /* cpci750 flash 2 */
#define CFG_DEV2_SIZE _16M /* cpci750 flash 3 */
#define CFG_DEV3_SIZE _16M /* cpci750 nvram/can */
2004-12-16 18:05:42 +00:00
/*++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/
#endif
/* Reset values for Port behavior (8bit/ 32bit, etc.) only corrected by device width */
#define CFG_DEV0_PAR 0x8FDFFFFF /* 16 bit flash */
#define CFG_DEV1_PAR 0x8FDFFFFF /* 16 bit flash */
#define CFG_DEV2_PAR 0x8FDFFFFF /* 16 bit flash */
2006-03-06 12:03:37 +00:00
#define CFG_DEV3_PAR 0x8FCFFFFF /* nvram/can */
2004-12-16 18:05:42 +00:00
#define CFG_BOOT_PAR 0x8FDFFFFF /* 16 bit flash */
2006-03-06 12:03:37 +00:00
/* c 4 a 8 2 4 1 c */
/* 33 22|2222|22 22|111 1|11 11|1 1 | | */
2004-12-16 21:44:03 +00:00
/* 10 98|7654|32 10|987 6|54 32|1 098|7 654|3 210 */
/* 11|00|0100|10 10|100|0 00|10 0|100 0|001 1|100 */
/* 3| 0|.... ..| 2| 4 | 0 | 4 | 8 | 3 | 4 */
2004-12-16 18:05:42 +00:00
/* MPP Control MV64360 Appendix P P. 632*/
2006-03-06 12:03:37 +00:00
#define CFG_MPP_CONTROL_0 0x00002222 /* */
#define CFG_MPP_CONTROL_1 0x11110000 /* */
#define CFG_MPP_CONTROL_2 0x11111111 /* */
#define CFG_MPP_CONTROL_3 0x00001111 /* */
/* #define CFG_SERIAL_PORT_MUX 0x00000102*/ /* */
2004-12-16 18:05:42 +00:00
#define CFG_GPP_LEVEL_CONTROL 0xffffffff /* 1111 1111 1111 1111 1111 1111 1111 1111*/
/* setup new config_value for MV64360 DDR-RAM To_do !! */
/*# define CFG_SDRAM_CONFIG 0xd8e18200*/ /* 0x448 */
/*# define CFG_SDRAM_CONFIG 0xd8e14400*/ /* 0x1400 */
/* GB has high prio.
idma has low prio
MPSC has low prio
pci has low prio 1 and 2
cpu has high prio
Data DQS pins == eight (DQS[7:0] foe x8 and x16 devices
ECC disable
non registered DRAM */
/* 31:26 25:22 21:20 19 18 17 16 */
2006-03-06 12:03:37 +00:00
/* 100001 0000 010 0 0 0 0 */
2004-12-16 18:05:42 +00:00
/* refresh_count=0x400
phisical interleaving disable
virtual interleaving enable */
/* 15 14 13:0 */
2006-03-06 12:03:37 +00:00
/* 0 1 0x400 */
2004-12-16 18:05:42 +00:00
# define CFG_SDRAM_CONFIG 0x58200400 /* 0x1400 copied from Dink32 bzw. VxWorks*/
/*-----------------------------------------------------------------------
* PCI stuff
*-----------------------------------------------------------------------
*/
2006-03-06 12:03:37 +00:00
#define PCI_HOST_ADAPTER 0 /* configure ar pci adapter */
#define PCI_HOST_FORCE 1 /* configure as pci host */
#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
2004-12-16 18:05:42 +00:00
2006-03-06 12:03:37 +00:00
#define CONFIG_PCI /* include pci support */
#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
#define CONFIG_PCI_PNP /* do pci plug-and-play */
#define CONFIG_PCI_SCAN_SHOW /* show devices on bus */
2004-12-16 18:05:42 +00:00
/* PCI MEMORY MAP section */
#define CFG_PCI0_MEM_BASE 0x80000000
#define CFG_PCI0_MEM_SIZE _128M
#define CFG_PCI1_MEM_BASE 0x88000000
#define CFG_PCI1_MEM_SIZE _128M
#define CFG_PCI0_0_MEM_SPACE (CFG_PCI0_MEM_BASE)
#define CFG_PCI1_0_MEM_SPACE (CFG_PCI1_MEM_BASE)
/* PCI I/O MAP section */
#define CFG_PCI0_IO_BASE 0xfa000000
#define CFG_PCI0_IO_SIZE _16M
#define CFG_PCI1_IO_BASE 0xfb000000
#define CFG_PCI1_IO_SIZE _16M
#define CFG_PCI0_IO_SPACE (CFG_PCI0_IO_BASE)
#define CFG_PCI0_IO_SPACE_PCI 0x00000000
#define CFG_PCI1_IO_SPACE (CFG_PCI1_IO_BASE)
#define CFG_PCI1_IO_SPACE_PCI 0x00000000
#define CFG_ISA_IO_BASE_ADDRESS (CFG_PCI0_IO_BASE)
2004-12-16 18:05:42 +00:00
#if defined (CONFIG_750CX)
#define CFG_PCI_IDSEL 0x0
#else
#define CFG_PCI_IDSEL 0x30
#endif
/*-----------------------------------------------------------------------
* IDE/ATA stuff
*-----------------------------------------------------------------------
*/
2006-03-06 12:03:37 +00:00
#undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
#undef CONFIG_IDE_LED /* no led for ide supported */
#define CONFIG_IDE_RESET /* no reset for ide supported */
#define CONFIG_IDE_PREINIT /* check for units */
2004-12-16 18:05:42 +00:00
2006-03-06 12:03:37 +00:00
#define CFG_IDE_MAXBUS 2 /* max. 1 IDE busses */
#define CFG_IDE_MAXDEVICE (CFG_IDE_MAXBUS*2) /* max. 1 drives per IDE bus */
2004-12-16 18:05:42 +00:00
2006-03-06 12:03:37 +00:00
#define CFG_ATA_BASE_ADDR 0
#define CFG_ATA_IDE0_OFFSET 0
#define CFG_ATA_IDE1_OFFSET 0
2004-12-16 18:05:42 +00:00
2006-03-06 12:03:37 +00:00
#define CFG_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */
#define CFG_ATA_REG_OFFSET 0x0000 /* Offset for normal register accesses */
#define CFG_ATA_ALT_OFFSET 0x0000 /* Offset for alternate registers */
2004-12-16 18:05:42 +00:00
/*----------------------------------------------------------------------
* Initial BAT mappings
*/
/* NOTES:
* 1) GUARDED and WRITE_THRU not allowed in IBATS
* 2) CACHEINHIBIT and WRITETHROUGH not allowed together in same BAT
*/
/* SDRAM */
#define CFG_IBAT0L (CFG_SDRAM_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
#define CFG_IBAT0U (CFG_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
#define CFG_DBAT0L (CFG_SDRAM_BASE | BATL_PP_RW | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CFG_DBAT0U CFG_IBAT0U
/* init ram */
#define CFG_IBAT1L (CFG_INIT_RAM_ADDR | BATL_PP_RW | BATL_MEMCOHERENCE)
#define CFG_IBAT1U (CFG_INIT_RAM_ADDR | BATU_BL_256K | BATU_VS | BATU_VP)
#define CFG_DBAT1L CFG_IBAT1L
#define CFG_DBAT1U CFG_IBAT1U
/* PCI0, PCI1 in one BAT */
#define CFG_IBAT2L BATL_NO_ACCESS
#define CFG_IBAT2U CFG_DBAT2U
#define CFG_DBAT2L (CFG_PCI0_MEM_BASE | BATL_CACHEINHIBIT | BATL_PP_RW | BATL_GUARDEDSTORAGE)
#define CFG_DBAT2U (CFG_PCI0_MEM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
/* GT regs, bootrom, all the devices, PCI I/O */
#define CFG_IBAT3L (CFG_MISC_REGION_BASE | BATL_CACHEINHIBIT | BATL_PP_RW)
#define CFG_IBAT3U (CFG_MISC_REGION_BASE | BATU_VS | BATU_VP | BATU_BL_256M)
#define CFG_DBAT3L (CFG_MISC_REGION_BASE | BATL_CACHEINHIBIT | BATL_PP_RW | BATL_GUARDEDSTORAGE)
#define CFG_DBAT3U CFG_IBAT3U
/*
* 750FX IBAT and DBAT pairs (To_do: define regins for I(D)BAT4 - I(D)BAT7)
* IBAT4 and DBAT4
* FIXME: ingo disable BATs for Linux Kernel
*/
#undef SETUP_HIGH_BATS_FX750 /* don't initialize BATS 4-7 */
/*#define SETUP_HIGH_BATS_FX750*/ /* initialize BATS 4-7 */
#ifdef SETUP_HIGH_BATS_FX750
#define CFG_IBAT4L (CFG_SDRAM1_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
#define CFG_IBAT4U (CFG_SDRAM1_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
#define CFG_DBAT4L (CFG_SDRAM1_BASE | BATL_PP_RW | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CFG_DBAT4U CFG_IBAT4U
/* IBAT5 and DBAT5 */
#define CFG_IBAT5L (CFG_SDRAM2_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
#define CFG_IBAT5U (CFG_SDRAM2_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
#define CFG_DBAT5L (CFG_SDRAM2_BASE | BATL_PP_RW | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CFG_DBAT5U CFG_IBAT5U
/* IBAT6 and DBAT6 */
#define CFG_IBAT6L (CFG_SDRAM3_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
#define CFG_IBAT6U (CFG_SDRAM3_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
#define CFG_DBAT6L (CFG_SDRAM3_BASE | BATL_PP_RW | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CFG_DBAT6U CFG_IBAT6U
/* IBAT7 and DBAT7 */
#define CFG_IBAT7L (CFG_SDRAM4_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
#define CFG_IBAT7U (CFG_SDRAM4_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
#define CFG_DBAT7L (CFG_SDRAM4_BASE | BATL_PP_RW | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CFG_DBAT7U CFG_IBAT7U
#else /* set em out of range for Linux !!!!!!!!!!! */
#define CFG_IBAT4L (CFG_SDRAM4_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
#define CFG_IBAT4U (CFG_SDRAM4_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
#define CFG_DBAT4L (CFG_SDRAM4_BASE | BATL_PP_RW | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CFG_DBAT4U CFG_IBAT4U
/* IBAT5 and DBAT5 */
#define CFG_IBAT5L (CFG_SDRAM4_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
#define CFG_IBAT5U (CFG_SDRAM4_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
#define CFG_DBAT5L (CFG_SDRAM4_BASE | BATL_PP_RW | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CFG_DBAT5U CFG_IBAT4U
/* IBAT6 and DBAT6 */
#define CFG_IBAT6L (CFG_SDRAM4_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
#define CFG_IBAT6U (CFG_SDRAM4_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
#define CFG_DBAT6L (CFG_SDRAM4_BASE | BATL_PP_RW | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CFG_DBAT6U CFG_IBAT4U
/* IBAT7 and DBAT7 */
#define CFG_IBAT7L (CFG_SDRAM4_BASE | BATL_PP_RW | BATL_CACHEINHIBIT)
#define CFG_IBAT7U (CFG_SDRAM4_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
#define CFG_DBAT7L (CFG_SDRAM4_BASE | BATL_PP_RW | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CFG_DBAT7U CFG_IBAT4U
#endif
/* FIXME: ingo end: disable BATs for Linux Kernel */
/* I2C addresses for the two DIMM SPD chips */
#define DIMM0_I2C_ADDR 0x51
#define DIMM1_I2C_ADDR 0x52
/*
* For booting Linux, the board info and command line data
* have to be in the first 8 MB of memory, since this is
* the maximum mapped by the Linux kernel during initialization.
*/
2006-03-06 12:03:37 +00:00
#define CFG_BOOTMAPSZ (8<<20) /* Initial Memory map for Linux */
2004-12-16 18:05:42 +00:00
/*-----------------------------------------------------------------------
* FLASH organization
*/
#define CFG_BOOT_FLASH_WIDTH 2 /* 16 bit */
#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
#define CFG_FLASH_LOCK_TOUT 500 /* Timeout for Flash Lock (in ms) */
#if 0
2006-03-06 12:03:37 +00:00
#define CFG_ENV_IS_IN_FLASH 0
#define CFG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
2004-12-16 18:05:42 +00:00
#define CFG_ENV_SECT_SIZE 0x10000
#define CFG_ENV_ADDR 0xFFF78000 /* Marvell 8-Bit Bootflash last sector */
2006-03-06 12:03:37 +00:00
/* #define CFG_ENV_ADDR (CFG_FLASH_BASE+CFG_MONITOR_LEN-CFG_ENV_SECT_SIZE) */
2004-12-16 18:05:42 +00:00
#endif
#define CFG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
#define CFG_EEPROM_PAGE_WRITE_BITS 5
#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 20
2006-03-06 12:03:37 +00:00
#define CFG_I2C_EEPROM_ADDR 0x050
2004-12-16 18:05:42 +00:00
#define CFG_ENV_OFFSET 0x200 /* environment starts at the beginning of the EEPROM */
#define CFG_ENV_SIZE 0x600 /* 2048 bytes may be used for env vars*/
#define CFG_NVRAM_BASE_ADDR 0xf0000000 /* NVRAM base address */
#define CFG_NVRAM_SIZE (32*1024) /* NVRAM size */
2006-03-06 12:03:37 +00:00
#define CFG_VXWORKS_MAC_PTR (CFG_NVRAM_BASE_ADDR+CFG_NVRAM_SIZE-0x40)
2004-12-16 18:05:42 +00:00
/*-----------------------------------------------------------------------
* Cache Configuration
*/
#define CFG_CACHELINE_SIZE 32 /* For all MPC74xx CPUs */
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
#define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
#endif
/*-----------------------------------------------------------------------
* L2CR setup -- make sure this is right for your board!
* look in include/mpc74xx.h for the defines used here
*/
/*#define CFG_L2*/
#undef CFG_L2
/* #ifdef CONFIG_750CX*/
#if defined (CONFIG_750CX) || defined (CONFIG_750FX)
#define L2_INIT 0
#else
2006-03-06 12:03:37 +00:00
#define L2_INIT (L2CR_L2SIZ_2M | L2CR_L2CLK_3 | L2CR_L2RAM_BURST | \
2004-12-16 18:05:42 +00:00
L2CR_L2OH_5 | L2CR_L2CTL | L2CR_L2WT)
#endif
#define L2_ENABLE (L2_INIT | L2CR_L2E)
/*
* Internal Definitions
*
* Boot Flags
*/
2006-03-06 12:03:37 +00:00
#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
2004-12-16 18:05:42 +00:00
#define BOOTFLAG_WARM 0x02 /* Software reboot */
2006-03-06 12:03:37 +00:00
#define CFG_BOARD_ASM_INIT 1
2004-12-16 18:05:42 +00:00
#endif /* __CONFIG_H */