u-boot/board/mbx8xx/csr.h

45 lines
2.1 KiB
C
Raw Normal View History

2001-04-28 17:59:11 +00:00
#ifndef __csr_h
#define __csr_h
/*
* (C) Copyright 2000
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
* Marius Groeger <mgroeger@sysgo.de>
*
* Control and Status Register definitions for the MBX
*
*--------------------------------------------------------------------
* SPDX-License-Identifier: GPL-2.0+
2001-04-28 17:59:11 +00:00
*/
/* bits for control register #1 / status register #1 */
#define CSR1_ETEN 0x80 /* Ethernet Transceiver Enabled */
#define CSR1_ELEN 0x40 /* Ethernet XCVR in Internal Loopback */
#define CSR1_EAEN 0x20 /* Auto selection TP/AUI Enabled */
#define CSR1_TPEN 0x10 /* TP manually selected */
#define CSR1_FDDIS 0x08 /* Full Duplex Mode disabled */
#define CSR1_FCTEN 0x04 /* Collision Testing of XCVR disabled */
#define CSR1_COM1EN 0x02 /* COM1 signals routed to RS232 Transceiver */
#define CSR1_XCVRDIS 0x01 /* Onboard RS232 Transceiver Disabled */
/* bits for control register #2 */
#define CR2_VDDSEL 0xC0 /* PCMCIA Supply Voltage */
#define CR2_VPPSEL 0x30 /* PCMCIA Programming Voltage */
#define CR2_BRDFAIL 0x08 /* Board fail */
#define CR2_SWS1 0x04 /* Software Status #2 LED */
#define CR2_SWS2 0x02 /* Software Status #2 LED */
#define CR2_QSPANRST 0x01 /* Reset QSPAN */
/* bits for status register #2 */
#define SR2_VDDSEL 0xC0 /* PCMCIA Supply Voltage */
#define SR2_VPPSEL 0x30 /* PCMCIA Programming Voltage */
#define SR2_BATGD 0x08 /* Low Voltage indication for onboard bat */
#define SR2_NVBATGD 0x04 /* Low Voltage indication for NVRAM */
#define SR2_RDY 0x02 /* Flash programming status bit */
#define SR2_FT 0x01 /* Reserved for Factory test purposes */
#define MBX_CSR1 (*((uchar *)CONFIG_SYS_CSR_BASE))
#define MBX_CSR2 (*((uchar *)CONFIG_SYS_CSR_BASE + 1))
2001-04-28 17:59:11 +00:00
#endif /* __csr_h */