u-boot/board/xilinx/microblaze-generic/xparameters.h

68 lines
1.9 KiB
C
Raw Normal View History

2007-03-26 22:32:16 +00:00
/*
* (C) Copyright 2007 Michal Simek
*
* Michal SIMEK <monstr@monstr.eu>
*
* SPDX-License-Identifier: GPL-2.0+
2007-03-26 22:32:16 +00:00
*
* CAUTION: This file is a faked configuration !!!
* There is no real target for the microblaze-generic
* configuration. You have to replace this file with
* the generated file from your Xilinx design flow.
2007-03-26 22:32:16 +00:00
*/
#define XILINX_BOARD_NAME microblaze-generic
/* System Clock Frequency */
2007-04-21 18:53:31 +00:00
#define XILINX_CLOCK_FREQ 100000000
2007-05-05 16:54:42 +00:00
/* Microblaze is microblaze_0 */
2007-05-07 21:58:31 +00:00
#define XILINX_USE_MSR_INSTR 1
2007-05-07 15:11:09 +00:00
#define XILINX_FSL_NUMBER 3
2007-05-05 16:54:42 +00:00
2007-05-07 15:11:09 +00:00
/* Interrupt controller is opb_intc_0 */
2007-04-21 18:53:31 +00:00
#define XILINX_INTC_BASEADDR 0x41200000
2007-05-07 21:58:31 +00:00
#define XILINX_INTC_NUM_INTR_INPUTS 6
2007-05-07 15:11:09 +00:00
/* Timer pheriphery is opb_timer_1 */
2007-04-21 18:53:31 +00:00
#define XILINX_TIMER_BASEADDR 0x41c00000
#define XILINX_TIMER_IRQ 0
2007-05-07 15:11:09 +00:00
/* Uart pheriphery is RS232_Uart */
#define XILINX_UARTLITE_BASEADDR 0x40600000
#define XILINX_UARTLITE_BAUDRATE 115200
2007-05-07 15:11:09 +00:00
/* IIC pheriphery is IIC_EEPROM */
#define XILINX_IIC_0_BASEADDR 0x40800000
#define XILINX_IIC_0_FREQ 100000
#define XILINX_IIC_0_BIT 0
/* GPIO is LEDs_4Bit*/
#define XILINX_GPIO_BASEADDR 0x40000000
2007-05-07 15:11:09 +00:00
/* Flash Memory is FLASH_2Mx32 */
2007-04-21 18:53:31 +00:00
#define XILINX_FLASH_START 0x2c000000
#define XILINX_FLASH_SIZE 0x00800000
2007-05-07 15:11:09 +00:00
/* Main Memory is DDR_SDRAM_64Mx32 */
2007-04-21 18:53:31 +00:00
#define XILINX_RAM_START 0x28000000
#define XILINX_RAM_SIZE 0x04000000
2007-05-07 15:11:09 +00:00
/* Sysace Controller is SysACE_CompactFlash */
2007-04-21 18:53:31 +00:00
#define XILINX_SYSACE_BASEADDR 0x41800000
2007-05-07 15:11:09 +00:00
#define XILINX_SYSACE_HIGHADDR 0x4180ffff
#define XILINX_SYSACE_MEM_WIDTH 16
2007-05-07 15:11:09 +00:00
/* Ethernet controller is Ethernet_MAC */
#define XILINX_EMACLITE_BASEADDR 0x40C00000
/* LL_TEMAC Ethernet controller */
#define XILINX_LLTEMAC_BASEADDR 0x44000000
#define XILINX_LLTEMAC_SDMA_CTRL_BASEADDR 0x42000180
#define XILINX_LLTEMAC_BASEADDR1 0x44200000
#define XILINX_LLTEMAC_FIFO_BASEADDR1 0x42100000
/* Watchdog IP is wxi_timebase_wdt_0 */
#define XILINX_WATCHDOG_BASEADDR 0x50000000
#define XILINX_WATCHDOG_IRQ 1