sysmo-bts
/
u-boot
9
0
Fork 0
Code Pull Requests Releases Activity

ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 3 

Clean up odd multiline loop, no functional change.

Signed-off-by: Marek Vasut <marex@denx.de>
This commit is contained in:
Marek Vasut 2015-07-19 07:03:15 +02:00
parent 23e8ea901a
commit 37b7b13d48
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
drivers/ddr/altera/sequencer.c
View File

@ -1633,8 +1633,7 @@ static uint32_t rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase(u32 grp)
} }
/* The dtap increment to find the failing edge is done here. */ /* The dtap increment to find the failing edge is done here. */
for (; d <= IO_DQS_EN_DELAY_MAX; for (; d <= IO_DQS_EN_DELAY_MAX; d++) {
d++, work_end += IO_DELAY_PER_DQS_EN_DCHAIN_TAP) {
debug_cond(DLEVEL == 2, "%s:%d end-2: dtap=%u\n", debug_cond(DLEVEL == 2, "%s:%d end-2: dtap=%u\n",
__func__, __LINE__, d); __func__, __LINE__, d);
@ -1645,6 +1644,8 @@ static uint32_t rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase(u32 grp)
&bit_chk, 0)) { &bit_chk, 0)) {
break; break;
} }
work_end += IO_DELAY_PER_DQS_EN_DCHAIN_TAP;
} }
/* Go back to working dtap */ /* Go back to working dtap */