* Modify XLB arbiter priorities on MPC5200 so all devices use same
priority; configure critical interrupts to be handled like external interrupts
This commit is contained in:
parent
acf98e7f30
commit
4aeb251f90
|
@ -2,6 +2,10 @@
|
||||||
Changes for U-Boot 1.0.0:
|
Changes for U-Boot 1.0.0:
|
||||||
======================================================================
|
======================================================================
|
||||||
|
|
||||||
|
* Modify XLB arbiter priorities on MPC5200 so all devices use same
|
||||||
|
priority; configure critical interrupts to be handled like external
|
||||||
|
interrupts
|
||||||
|
|
||||||
* Make IPB clock on MGT5100/MPC5200 configurable in board config file;
|
* Make IPB clock on MGT5100/MPC5200 configurable in board config file;
|
||||||
go back to 66 MHz for stability
|
go back to 66 MHz for stability
|
||||||
|
|
||||||
|
|
|
@ -102,7 +102,7 @@ RELFLAGS= $(PLATFORM_RELFLAGS)
|
||||||
DBGFLAGS= -g #-DDEBUG
|
DBGFLAGS= -g #-DDEBUG
|
||||||
OPTFLAGS= -Os #-fomit-frame-pointer
|
OPTFLAGS= -Os #-fomit-frame-pointer
|
||||||
ifndef LDSCRIPT
|
ifndef LDSCRIPT
|
||||||
#LDSCRIPT := board/$(BOARDDIR)/u-boot.lds.debug
|
#LDSCRIPT := $(TOPDIR)/board/$(BOARDDIR)/u-boot.lds.debug
|
||||||
LDSCRIPT := $(TOPDIR)/board/$(BOARDDIR)/u-boot.lds
|
LDSCRIPT := $(TOPDIR)/board/$(BOARDDIR)/u-boot.lds
|
||||||
endif
|
endif
|
||||||
OBJCFLAGS += --gap-fill=0xff
|
OBJCFLAGS += --gap-fill=0xff
|
||||||
|
|
|
@ -161,6 +161,9 @@ void cpu_init_f (void)
|
||||||
addecr |= 0x02;
|
addecr |= 0x02;
|
||||||
*(vu_long *)MPC5XXX_CDM_CFG = addecr;
|
*(vu_long *)MPC5XXX_CDM_CFG = addecr;
|
||||||
#endif
|
#endif
|
||||||
|
/* Configure the XLB Arbiter */
|
||||||
|
*(vu_long *)MPC5XXX_XLBARB_MPRIEN = 0xff;
|
||||||
|
*(vu_long *)MPC5XXX_XLBARB_MPRIVAL = 0x11111111;
|
||||||
#endif
|
#endif
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@ -177,6 +180,8 @@ int cpu_init_r (void)
|
||||||
#endif
|
#endif
|
||||||
*(vu_long *)MPC5XXX_ICTL_CRIT |= 0x0001ffff;
|
*(vu_long *)MPC5XXX_ICTL_CRIT |= 0x0001ffff;
|
||||||
*(vu_long *)MPC5XXX_ICTL_EXT &= ~0x00000f00;
|
*(vu_long *)MPC5XXX_ICTL_EXT &= ~0x00000f00;
|
||||||
|
/* route critical ints to normal ints */
|
||||||
|
*(vu_long *)MPC5XXX_ICTL_EXT |= 0x00000001;
|
||||||
|
|
||||||
#if (CONFIG_COMMANDS & CFG_CMD_NET) && defined(CONFIG_MPC5XXX_FEC)
|
#if (CONFIG_COMMANDS & CFG_CMD_NET) && defined(CONFIG_MPC5XXX_FEC)
|
||||||
/* load FEC microcode */
|
/* load FEC microcode */
|
||||||
|
|
|
@ -151,6 +151,13 @@
|
||||||
#define MPC5XXX_CS_DEADCYCLE (MPC5XXX_LPB + 0x002c)
|
#define MPC5XXX_CS_DEADCYCLE (MPC5XXX_LPB + 0x002c)
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
#if defined(CONFIG_MPC5200)
|
||||||
|
/* XLB Arbiter registers */
|
||||||
|
#define MPC5XXX_XLBARB_CFG (MPC5XXX_XLBARB + 0x40)
|
||||||
|
#define MPC5XXX_XLBARB_MPRIEN (MPC5XXX_XLBARB + 0x64)
|
||||||
|
#define MPC5XXX_XLBARB_MPRIVAL (MPC5XXX_XLBARB + 0x68)
|
||||||
|
#endif
|
||||||
|
|
||||||
/* GPIO registers */
|
/* GPIO registers */
|
||||||
#define MPC5XXX_GPS_PORT_CONFIG (MPC5XXX_GPIO + 0x0000)
|
#define MPC5XXX_GPS_PORT_CONFIG (MPC5XXX_GPIO + 0x0000)
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue