sysmo-bts
/
u-boot
9
0
Fork 0
Code Pull Requests Releases Activity

omap4: add omap4460 revision detection 

Signed-off-by: Aneesh V <aneesh@ti.com>
Signed-off-by: Sandeep Paulraj <s-paulraj@ti.com>
This commit is contained in:
Aneesh V 2011-07-21 09:29:23 -04:00 committed by U-Boot
parent 3decb14abe
commit 5ab12a9eeb
3 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
arch/arm/cpu/armv7/omap4/board.c
View File

@ -140,6 +140,9 @@ static void init_omap4_revision(void)
case MIDR_CORTEX_A9_R1P3:
*omap4_revision = OMAP4430_ES2_3;
break;
case MIDR_CORTEX_A9_R2P10:
*omap4_revision = OMAP4460_ES1_0;
break;
default:
*omap4_revision = OMAP4430_SILICON_ID_INVALID;
break;

1
arch/arm/include/asm/arch-omap4/omap4.h
View File

@ -143,6 +143,7 @@ struct s32ktimer {
#define OMAP4430_ES2_1 0x44300210
#define OMAP4430_ES2_2 0x44300220
#define OMAP4430_ES2_3 0x44300230
#define OMAP4460_ES1_0 0x44600100
/* ROM code defines */
/* Boot device */

1
arch/arm/include/asm/armv7.h
View File

@ -29,6 +29,7 @@
#define MIDR_CORTEX_A9_R0P1 0x410FC091
#define MIDR_CORTEX_A9_R1P2 0x411FC092
#define MIDR_CORTEX_A9_R1P3 0x411FC093
#define MIDR_CORTEX_A9_R2P10 0x412FC09A
/* CCSIDR */
#define CCSIDR_LINE_SIZE_OFFSET 0