sysmo-bts
/
u-boot
9
0
Fork 0
Code Pull Requests Releases Activity

PXA: pxafb: Fix indent problems 

Also change the initializer style

Signed-off-by: Marek Vasut <marek.vasut@gmail.com>
This commit is contained in:
Marek Vasut 2010-09-23 08:32:54 +02:00 committed by Wolfgang Denk
parent 1ed3b710d0
commit 9f80a20e05
1 changed files with 100 additions and 100 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

200
arch/arm/cpu/pxa/pxafb.c
View File

@ -56,26 +56,26 @@
/* 640x480x16 @ 61 Hz */ /* 640x480x16 @ 61 Hz */
vidinfo_t panel_info = { vidinfo_t panel_info = {
vl_col: 640, .vl_col = 640,
vl_row: 480, .vl_row = 480,
vl_width: 640, .vl_width = 640,
vl_height: 480, .vl_height = 480,
vl_clkp: CONFIG_SYS_HIGH, .vl_clkp = CONFIG_SYS_HIGH,
vl_oep: CONFIG_SYS_HIGH, .vl_oep = CONFIG_SYS_HIGH,
vl_hsp: CONFIG_SYS_HIGH, .vl_hsp = CONFIG_SYS_HIGH,
vl_vsp: CONFIG_SYS_HIGH, .vl_vsp = CONFIG_SYS_HIGH,
vl_dp: CONFIG_SYS_HIGH, .vl_dp = CONFIG_SYS_HIGH,
vl_bpix: LCD_BPP, .vl_bpix = LCD_BPP,
vl_lbw: 0, .vl_lbw = 0,
vl_splt: 0, .vl_splt = 0,
vl_clor: 0, .vl_clor = 0,
vl_tft: 1, .vl_tft = 1,
vl_hpw: 40, .vl_hpw = 40,
vl_blw: 56, .vl_blw = 56,
vl_elw: 56, .vl_elw = 56,
vl_vpw: 20, .vl_vpw = 20,
vl_bfw: 8, .vl_bfw = 8,
vl_efw: 8, .vl_efw = 8,
}; };
#endif /* CONFIG_PXA_VIDEO */ #endif /* CONFIG_PXA_VIDEO */
@ -90,26 +90,26 @@ vidinfo_t panel_info = {
# define REG_LCCR3 0x0340FF08 # define REG_LCCR3 0x0340FF08
vidinfo_t panel_info = { vidinfo_t panel_info = {
vl_col: 640, .vl_col = 640,
vl_row: 480, .vl_row = 480,
vl_width: 157, .vl_width = 157,
vl_height: 118, .vl_height = 118,
vl_clkp: CONFIG_SYS_HIGH, .vl_clkp = CONFIG_SYS_HIGH,
vl_oep: CONFIG_SYS_HIGH, .vl_oep = CONFIG_SYS_HIGH,
vl_hsp: CONFIG_SYS_HIGH, .vl_hsp = CONFIG_SYS_HIGH,
vl_vsp: CONFIG_SYS_HIGH, .vl_vsp = CONFIG_SYS_HIGH,
vl_dp: CONFIG_SYS_HIGH, .vl_dp = CONFIG_SYS_HIGH,
vl_bpix: LCD_BPP, .vl_bpix = LCD_BPP,
vl_lbw: 0, .vl_lbw = 0,
vl_splt: 1, .vl_splt = 1,
vl_clor: 1, .vl_clor = 1,
vl_tft: 0, .vl_tft = 0,
vl_hpw: 1, .vl_hpw = 1,
vl_blw: 3, .vl_blw = 3,
vl_elw: 3, .vl_elw = 3,
vl_vpw: 1, .vl_vpw = 1,
vl_bfw: 0, .vl_bfw = 0,
vl_efw: 0, .vl_efw = 0,
}; };
#endif /* CONFIG_SHARP_LM8V31 */ #endif /* CONFIG_SHARP_LM8V31 */
/*----------------------------------------------------------------------*/ /*----------------------------------------------------------------------*/
@ -123,26 +123,26 @@ vidinfo_t panel_info = {
# define REG_LCCR3 0x0340FF08 # define REG_LCCR3 0x0340FF08
vidinfo_t panel_info = { vidinfo_t panel_info = {
vl_col: 640, .vl_col = 640,
vl_row: 480, .vl_row = 480,
vl_width: 157, .vl_width = 157,
vl_height: 118, .vl_height = 118,
vl_clkp: CONFIG_SYS_HIGH, .vl_clkp = CONFIG_SYS_HIGH,
vl_oep: CONFIG_SYS_HIGH, .vl_oep = CONFIG_SYS_HIGH,
vl_hsp: CONFIG_SYS_HIGH, .vl_hsp = CONFIG_SYS_HIGH,
vl_vsp: CONFIG_SYS_HIGH, .vl_vsp = CONFIG_SYS_HIGH,
vl_dp: CONFIG_SYS_HIGH, .vl_dp = CONFIG_SYS_HIGH,
vl_bpix: LCD_BPP, .vl_bpix = LCD_BPP,
vl_lbw: 0, .vl_lbw = 0,
vl_splt: 1, .vl_splt = 1,
vl_clor: 1, .vl_clor = 1,
vl_tft: 1, .vl_tft = 1,
vl_hpw: 32, .vl_hpw = 32,
vl_blw: 144, .vl_blw = 144,
vl_elw: 32, .vl_elw = 32,
vl_vpw: 2, .vl_vpw = 2,
vl_bfw: 13, .vl_bfw = 13,
vl_efw: 30, .vl_efw = 30,
}; };
#endif /* CONFIG_VOIPAC_LCD */ #endif /* CONFIG_VOIPAC_LCD */
@ -156,26 +156,26 @@ vidinfo_t panel_info = {
#define REG_LCCR3 0x0340FF20 #define REG_LCCR3 0x0340FF20
vidinfo_t panel_info = { vidinfo_t panel_info = {
vl_col: 320, .vl_col = 320,
vl_row: 240, .vl_row = 240,
vl_width: 167, .vl_width = 167,
vl_height: 109, .vl_height = 109,
vl_clkp: CONFIG_SYS_HIGH, .vl_clkp = CONFIG_SYS_HIGH,
vl_oep: CONFIG_SYS_HIGH, .vl_oep = CONFIG_SYS_HIGH,
vl_hsp: CONFIG_SYS_HIGH, .vl_hsp = CONFIG_SYS_HIGH,
vl_vsp: CONFIG_SYS_HIGH, .vl_vsp = CONFIG_SYS_HIGH,
vl_dp: CONFIG_SYS_HIGH, .vl_dp = CONFIG_SYS_HIGH,
vl_bpix: LCD_BPP, .vl_bpix = LCD_BPP,
vl_lbw: 1, .vl_lbw = 1,
vl_splt: 0, .vl_splt = 0,
vl_clor: 1, .vl_clor = 1,
vl_tft: 0, .vl_tft = 0,
vl_hpw: 1, .vl_hpw = 1,
vl_blw: 1, .vl_blw = 1,
vl_elw: 1, .vl_elw = 1,
vl_vpw: 7, .vl_vpw = 7,
vl_bfw: 0, .vl_bfw = 0,
vl_efw: 0, .vl_efw = 0,
}; };
#endif /* CONFIG_HITACHI_SX14 */ #endif /* CONFIG_HITACHI_SX14 */
@ -190,26 +190,26 @@ vidinfo_t panel_info = {
# define REG_LCCR3 0x03b00009 # define REG_LCCR3 0x03b00009
vidinfo_t panel_info = { vidinfo_t panel_info = {
vl_col: 240, .vl_col = 240,
vl_row: 320, .vl_row = 320,
vl_width: 240, .vl_width = 240,
vl_height: 320, .vl_height = 320,
vl_clkp: CONFIG_SYS_HIGH, .vl_clkp = CONFIG_SYS_HIGH,
vl_oep: CONFIG_SYS_LOW, .vl_oep = CONFIG_SYS_LOW,
vl_hsp: CONFIG_SYS_LOW, .vl_hsp = CONFIG_SYS_LOW,
vl_vsp: CONFIG_SYS_LOW, .vl_vsp = CONFIG_SYS_LOW,
vl_dp: CONFIG_SYS_HIGH, .vl_dp = CONFIG_SYS_HIGH,
vl_bpix: LCD_BPP, .vl_bpix = LCD_BPP,
vl_lbw: 0, .vl_lbw = 0,
vl_splt: 1, .vl_splt = 1,
vl_clor: 1, .vl_clor = 1,
vl_tft: 1, .vl_tft = 1,
vl_hpw: 4, .vl_hpw = 4,
vl_blw: 4, .vl_blw = 4,
vl_elw: 8, .vl_elw = 8,
vl_vpw: 4, .vl_vpw = 4,
vl_bfw: 4, .vl_bfw = 4,
vl_efw: 8, .vl_efw = 8,
}; };
#endif /* CONFIG_LMS283GF05 */ #endif /* CONFIG_LMS283GF05 */