ARM926EJS: Implement cache operations
Signed-off-by: Marek Vasut <marex@denx.de> Cc: Stefano Babic <sbabic@denx.de> Acked-by: Stefano Babic <sbabic@denx.de>
This commit is contained in:
parent
4af7692026
commit
a4aaad7048
|
@ -23,29 +23,71 @@
|
||||||
#include <common.h>
|
#include <common.h>
|
||||||
|
|
||||||
#ifndef CONFIG_SYS_DCACHE_OFF
|
#ifndef CONFIG_SYS_DCACHE_OFF
|
||||||
static inline void dcache_noop(void)
|
|
||||||
{
|
#ifndef CONFIG_SYS_CACHELINE_SIZE
|
||||||
if (dcache_status()) {
|
#define CONFIG_SYS_CACHELINE_SIZE 32
|
||||||
puts("WARNING: cache operations are not implemented!\n"
|
#endif
|
||||||
"WARNING: disabling D-Cache now, you can re-enable it"
|
|
||||||
"later with 'dcache on' command\n");
|
|
||||||
dcache_disable();
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
void invalidate_dcache_all(void)
|
void invalidate_dcache_all(void)
|
||||||
{
|
{
|
||||||
dcache_noop();
|
asm volatile("mcr p15, 0, %0, c7, c6, 0\n"::"r"(0));
|
||||||
|
}
|
||||||
|
|
||||||
|
void flush_dcache_all(void)
|
||||||
|
{
|
||||||
|
asm volatile(
|
||||||
|
"0:"
|
||||||
|
"mrc p15, 0, r15, c7, c14, 3\n"
|
||||||
|
"bne 0b\n"
|
||||||
|
"mcr p15, 0, %0, c7, c10, 4\n"
|
||||||
|
::"r"(0):"memory"
|
||||||
|
);
|
||||||
|
}
|
||||||
|
|
||||||
|
static int check_cache_range(unsigned long start, unsigned long stop)
|
||||||
|
{
|
||||||
|
int ok = 1;
|
||||||
|
|
||||||
|
if (start & (CONFIG_SYS_CACHELINE_SIZE - 1))
|
||||||
|
ok = 0;
|
||||||
|
|
||||||
|
if (stop & (CONFIG_SYS_CACHELINE_SIZE - 1))
|
||||||
|
ok = 0;
|
||||||
|
|
||||||
|
if (!ok)
|
||||||
|
printf("CACHE: Misaligned operation at range [%08lx, %08lx]\n",
|
||||||
|
start, stop);
|
||||||
|
|
||||||
|
return ok;
|
||||||
}
|
}
|
||||||
|
|
||||||
void invalidate_dcache_range(unsigned long start, unsigned long stop)
|
void invalidate_dcache_range(unsigned long start, unsigned long stop)
|
||||||
{
|
{
|
||||||
dcache_noop();
|
if (!check_cache_range(start, stop))
|
||||||
|
return;
|
||||||
|
|
||||||
|
while (start < stop) {
|
||||||
|
asm volatile("mcr p15, 0, %0, c7, c6, 1\n"::"r"(start));
|
||||||
|
start += CONFIG_SYS_CACHELINE_SIZE;
|
||||||
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
void flush_dcache_range(unsigned long start, unsigned long stop)
|
void flush_dcache_range(unsigned long start, unsigned long stop)
|
||||||
{
|
{
|
||||||
dcache_noop();
|
if (!check_cache_range(start, stop))
|
||||||
|
return;
|
||||||
|
|
||||||
|
while (start < stop) {
|
||||||
|
asm volatile("mcr p15, 0, %0, c7, c14, 1\n"::"r"(start));
|
||||||
|
start += CONFIG_SYS_CACHELINE_SIZE;
|
||||||
|
}
|
||||||
|
|
||||||
|
asm("mcr p15, 0, %0, c7, c10, 4\n"::"r"(0));
|
||||||
|
}
|
||||||
|
|
||||||
|
void flush_cache(unsigned long start, unsigned long size)
|
||||||
|
{
|
||||||
|
flush_dcache_range(start, start + size);
|
||||||
}
|
}
|
||||||
#else /* #ifndef CONFIG_SYS_DCACHE_OFF */
|
#else /* #ifndef CONFIG_SYS_DCACHE_OFF */
|
||||||
void invalidate_dcache_all(void)
|
void invalidate_dcache_all(void)
|
||||||
|
|
Loading…
Reference in New Issue