arm: at91: add at91sam9n12 register definition
Since at91sam9n12 is a subset of at91sam9x5, so put all at91sam9n12 definitions in at91sam9x5 head file. Signed-off-by: Josh Wu <josh.wu@atmel.com> Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
This commit is contained in:
Wu, Josh
Andreas Bießmann
parent
e0d2d3bd29
commit
e542377a59
|
|
@ -23,7 +23,7 @@
|
|||
#include <asm/arch/at91cap9_matrix.h>
|
||||
#elif defined(CONFIG_AT91SAM9G45) || defined(CONFIG_AT91SAM9M10G45)
|
||||
#include <asm/arch/at91sam9g45_matrix.h>
|
||||
#elif defined(CONFIG_AT91SAM9X5)
|
||||
#elif defined(CONFIG_AT91SAM9N12) || defined(CONFIG_AT91SAM9X5)
|
||||
#include <asm/arch/at91sam9x5_matrix.h>
|
||||
#else
|
||||
#error "Unsupported AT91SAM9/CAP9 processor"
|
||||
|
|
|
|||
|
|
@ -1,10 +1,10 @@
|
|||
/*
|
||||
* Chip-specific header file for the AT91SAM9x5 family
|
||||
*
|
||||
* Copyright (C) 2012 Atmel Corporation.
|
||||
* Copyright (C) 2012-2013 Atmel Corporation.
|
||||
*
|
||||
* Definitions for the SoC:
|
||||
* AT91SAM9x5
|
||||
* AT91SAM9x5 & AT91SAM9N12
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
|
|
@ -22,10 +22,12 @@
|
|||
#define ATMEL_ID_SYS 1 /* System Controller Interrupt */
|
||||
#define ATMEL_ID_PIOAB 2 /* Parallel I/O Controller A and B */
|
||||
#define ATMEL_ID_PIOCD 3 /* Parallel I/O Controller C and D */
|
||||
#define ATMEL_ID_SMD 4 /* SMD Soft Modem (SMD) */
|
||||
#define ATMEL_ID_SMD 4 /* SMD Soft Modem (SMD), only for AT91SAM9X5 */
|
||||
#define ATMEL_ID_FUSE 4 /* FUSE Controller, only for AT91SAM9N12 */
|
||||
#define ATMEL_ID_USART0 5 /* USART 0 */
|
||||
#define ATMEL_ID_USART1 6 /* USART 1 */
|
||||
#define ATMEL_ID_USART2 7 /* USART 2 */
|
||||
#define ATMEL_ID_USART3 8 /* USART 3 */
|
||||
#define ATMEL_ID_TWI0 9 /* Two-Wire Interface 0 */
|
||||
#define ATMEL_ID_TWI1 10 /* Two-Wire Interface 1 */
|
||||
#define ATMEL_ID_TWI2 11 /* Two-Wire Interface 2 */
|
||||
|
|
@ -46,6 +48,7 @@
|
|||
#define ATMEL_ID_HSMCI1 26 /* High Speed Multimedia Card Interface 1 */
|
||||
#define ATMEL_ID_EMAC1 27 /* Ethernet MAC1 */
|
||||
#define ATMEL_ID_SSC 28 /* Synchronous Serial Controller */
|
||||
#define ATMEL_ID_TRNG 30 /* True Random Number Generator */
|
||||
#define ATMEL_ID_IRQ 31 /* Advanced Interrupt Controller */
|
||||
|
||||
/*
|
||||
|
|
@ -85,6 +88,7 @@
|
|||
/*
|
||||
* System Peripherals
|
||||
*/
|
||||
#define ATMEL_BASE_FUSE 0xffffdc00
|
||||
#define ATMEL_BASE_MATRIX 0xffffde00
|
||||
#define ATMEL_BASE_PMECC 0xffffe000
|
||||
#define ATMEL_BASE_PMERRLOC 0xffffe600
|
||||
|
|
@ -111,10 +115,15 @@
|
|||
*/
|
||||
#define ATMEL_BASE_ROM 0x00100000 /* Internal ROM base address */
|
||||
#define ATMEL_BASE_SRAM 0x00300000 /* Internal SRAM base address */
|
||||
|
||||
#ifdef CONFIG_AT91SAM9N12
|
||||
#define ATMEL_BASE_OHCI 0x00500000 /* USB Host controller */
|
||||
#else /* AT91SAM9X5 */
|
||||
#define ATMEL_BASE_SMD 0x00400000 /* SMD Controller */
|
||||
#define ATMEL_BASE_UDPHS_FIFO 0x00500000 /* USB Device HS controller */
|
||||
#define ATMEL_BASE_OHCI 0x00600000 /* USB Host controller (OHCI) */
|
||||
#define ATMEL_BASE_EHCI 0x00700000 /* USB Host controller (EHCI) */
|
||||
#endif
|
||||
|
||||
/* 9x5 series chip id definitions */
|
||||
#define ARCH_ID_AT91SAM9X5 0x819a05a0
|
||||
|
|
@ -140,7 +149,11 @@
|
|||
/*
|
||||
* Cpu Name
|
||||
*/
|
||||
#ifdef CONFIG_AT91SAM9N12
|
||||
#define ATMEL_CPU_NAME "AT91SAM9N12"
|
||||
#else /* AT91SAM9X5 */
|
||||
#define ATMEL_CPU_NAME get_cpu_name()
|
||||
#endif
|
||||
|
||||
/*
|
||||
* Other misc defines
|
||||
|
|
|
|||
|
|
@ -1,10 +1,10 @@
|
|||
/*
|
||||
* Matrix-centric header file for the AT91SAM9X5 family
|
||||
*
|
||||
* Copyright (C) 2012 Atmel Corporation.
|
||||
* Copyright (C) 2012-2013 Atmel Corporation.
|
||||
*
|
||||
* Memory Controllers (MATRIX, EBI) - System peripherals registers.
|
||||
* Based on AT91SAM9X5 preliminary datasheet.
|
||||
* Based on AT91SAM9X5 & AT91SAM9N12 preliminary datasheet.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
|
|
@ -17,14 +17,25 @@
|
|||
|
||||
#ifndef __ASSEMBLY__
|
||||
|
||||
/* AT91SAM9N12 Matrix definition is a subset of AT91SAM9X5. */
|
||||
struct at91_matrix {
|
||||
u32 mcfg[16];
|
||||
u32 scfg[16];
|
||||
u32 pras[16][2];
|
||||
u32 mrcr; /* 0x100 Master Remap Control */
|
||||
u32 filler[7];
|
||||
u32 filler[5];
|
||||
#ifdef CONFIG_AT91SAM9X5
|
||||
u32 filler1[2];
|
||||
#endif
|
||||
/* EBI Chip Select Assignment Register
|
||||
* 0x118: AT91SAM9N12
|
||||
* 0x120: AT91SAM9X5
|
||||
*/
|
||||
u32 ebicsa;
|
||||
u32 filler4[47];
|
||||
#ifdef CONFIG_AT91SAM9N12
|
||||
u32 filler5[2];
|
||||
#endif
|
||||
u32 wpmr;
|
||||
u32 wpsr;
|
||||
};
|
||||
|
|
|
|||
|
|
@ -37,7 +37,7 @@
|
|||
# include <asm/arch/at91sam9rl.h>
|
||||
#elif defined(CONFIG_AT91SAM9G45) || defined(CONFIG_AT91SAM9M10G45)
|
||||
# include <asm/arch/at91sam9g45.h>
|
||||
#elif defined(CONFIG_AT91SAM9X5)
|
||||
#elif defined(CONFIG_AT91SAM9N12) || defined(CONFIG_AT91SAM9X5)
|
||||
# include <asm/arch/at91sam9x5.h>
|
||||
#elif defined(CONFIG_AT91CAP9)
|
||||
# include <asm/arch/at91cap9.h>
|
||||
|
|
|
|||
Loading…
Reference in New Issue