sysmo-bts
/
u-boot
9
0
Fork 0
Code Pull Requests Releases Activity
15,259 Commits 9 Branches 8 Tags 113 MiB
Commit Graph

1 Commits

Author SHA1 Message Date
Macpaul Lin 2ba5b1d324 dwcddr21mctl: Synopsys DWC DDR2/1 Memory Controller 
Header definitions of Synopsys DWC DDR2/1 Memory Controller.

Signed-off-by: Macpaul Lin <macpaul@andestech.com>
 2011-11-09 16:35:27 +08:00