40f8dec54d
Secondary cores need to be released from holdoff by boot release registers. With GPP bootrom, they can boot from main memory directly. Individual spin table is used for each core. Spin table and the boot page is reserved in device tree so OS won't overwrite. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Arnab Basu <arnab.basu@freescale.com> |
||
|---|---|---|
| .. | ||
| Makefile | ||
| README | ||
| cpu.c | ||
| cpu.h | ||
| fdt.c | ||
| lowlevel.S | ||
| mp.c | ||
| mp.h | ||
| speed.c | ||
| speed.h | ||
README
# # Copyright 2014 Freescale Semiconductor # # SPDX-License-Identifier: GPL-2.0+ # Freescale LayerScape with Chassis Generation 3 This architecture supports Freescale ARMv8 SoCs with Chassis generation 3, for example LS2085A.