484919cf33
The Channel Start (CS) bit in the Mode Register (MR) should actually be cleared as the comment in the code suggests. Previously, CS was being set, not cleared. Assuming normal operation of the DMA engine, this change shouldn't have any real affect. Signed-off-by: Peter Tyser <ptyser@xes-inc.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org> |
||
|---|---|---|
| .. | ||
| MCD_dmaApi.c | ||
| MCD_tasks.c | ||
| MCD_tasksInit.c | ||
| Makefile | ||
| fsl_dma.c | ||