This patch adds the DDR3 setup and training code taken from the Marvell U-Boot repository. This code used to be included as a binary (bin_hdr) into the Armada A38x boot image. Not linked with the main U-Boot. With this code addition and the serdes/PHY setup code, the Armada A38x support in mainline U-Boot is finally self-contained. So the complete image for booting can be built from mainline U-Boot. Without any additional external inclusion. Note: This code has undergone many hours (days!) of coding-style cleanup and refactoring. It still is not checkpatch clean though, I'm afraid. As the factoring of the code has so many levels of indentation that many lines are longer than 80 chars. Signed-off-by: Stefan Roese <sr@denx.de>
18 lines
401 B
C
18 lines
401 B
C
/*
|
|
* Copyright (C) Marvell International Ltd. and its affiliates
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#ifndef _DDR3_HWS_SIL_TRAINING_H
|
|
#define _DDR3_HWS_SIL_TRAINING_H
|
|
|
|
#include "ddr3_training_ip.h"
|
|
#include "ddr3_training_ip_prv_if.h"
|
|
|
|
int ddr3_silicon_pre_config(void);
|
|
int ddr3_silicon_init(void);
|
|
int ddr3_silicon_get_ddr_target_freq(u32 *ddr_freq);
|
|
|
|
#endif /* _DDR3_HWS_SIL_TRAINING_H */
|