345 lines
20 KiB
C
345 lines
20 KiB
C
//*****************************************************************************
|
|
//
|
|
// hw_ints.h - Macros that define the interrupt assignment on Tiva C Series
|
|
// MCUs.
|
|
//
|
|
// Copyright (c) 2005-2013 Texas Instruments Incorporated. All rights reserved.
|
|
// Software License Agreement
|
|
//
|
|
// Redistribution and use in source and binary forms, with or without
|
|
// modification, are permitted provided that the following conditions
|
|
// are met:
|
|
//
|
|
// Redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer.
|
|
//
|
|
// Redistributions in binary form must reproduce the above copyright
|
|
// notice, this list of conditions and the following disclaimer in the
|
|
// documentation and/or other materials provided with the
|
|
// distribution.
|
|
//
|
|
// Neither the name of Texas Instruments Incorporated nor the names of
|
|
// its contributors may be used to endorse or promote products derived
|
|
// from this software without specific prior written permission.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
//
|
|
// This is part of revision 1.1 of the Tiva Firmware Development Package.
|
|
//
|
|
//*****************************************************************************
|
|
|
|
#ifndef __HW_INTS_H__
|
|
#define __HW_INTS_H__
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the fault assignments.
|
|
//
|
|
//*****************************************************************************
|
|
#define FAULT_NMI 2 // NMI fault
|
|
#define FAULT_HARD 3 // Hard fault
|
|
#define FAULT_MPU 4 // MPU fault
|
|
#define FAULT_BUS 5 // Bus fault
|
|
#define FAULT_USAGE 6 // Usage fault
|
|
#define FAULT_SVCALL 11 // SVCall
|
|
#define FAULT_DEBUG 12 // Debug monitor
|
|
#define FAULT_PENDSV 14 // PendSV
|
|
#define FAULT_SYSTICK 15 // System Tick
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// Blizzard Class Interrupts
|
|
//
|
|
//*****************************************************************************
|
|
#define INT_GPIOA_BLIZZARD 16 // GPIO Port A
|
|
#define INT_GPIOB_BLIZZARD 17 // GPIO Port B
|
|
#define INT_GPIOC_BLIZZARD 18 // GPIO Port C
|
|
#define INT_GPIOD_BLIZZARD 19 // GPIO Port D
|
|
#define INT_GPIOE_BLIZZARD 20 // GPIO Port E
|
|
#define INT_UART0_BLIZZARD 21 // UART0
|
|
#define INT_UART1_BLIZZARD 22 // UART1
|
|
#define INT_SSI0_BLIZZARD 23 // SSI0
|
|
#define INT_I2C0_BLIZZARD 24 // I2C0
|
|
#define INT_PWM0_FAULT_BLIZZARD 25 // PWM0 Fault
|
|
#define INT_PWM0_0_BLIZZARD 26 // PWM0 Generator 0
|
|
#define INT_PWM0_1_BLIZZARD 27 // PWM0 Generator 1
|
|
#define INT_PWM0_2_BLIZZARD 28 // PWM0 Generator 2
|
|
#define INT_QEI0_BLIZZARD 29 // QEI0
|
|
#define INT_ADC0SS0_BLIZZARD 30 // ADC0 Sequence 0
|
|
#define INT_ADC0SS1_BLIZZARD 31 // ADC0 Sequence 1
|
|
#define INT_ADC0SS2_BLIZZARD 32 // ADC0 Sequence 2
|
|
#define INT_ADC0SS3_BLIZZARD 33 // ADC0 Sequence 3
|
|
#define INT_WATCHDOG_BLIZZARD 34 // Watchdog Timers 0 and 1
|
|
#define INT_TIMER0A_BLIZZARD 35 // 16/32-Bit Timer 0A
|
|
#define INT_TIMER0B_BLIZZARD 36 // 16/32-Bit Timer 0B
|
|
#define INT_TIMER1A_BLIZZARD 37 // 16/32-Bit Timer 1A
|
|
#define INT_TIMER1B_BLIZZARD 38 // 16/32-Bit Timer 1B
|
|
#define INT_TIMER2A_BLIZZARD 39 // 16/32-Bit Timer 2A
|
|
#define INT_TIMER2B_BLIZZARD 40 // 16/32-Bit Timer 2B
|
|
#define INT_COMP0_BLIZZARD 41 // Analog Comparator 0
|
|
#define INT_COMP1_BLIZZARD 42 // Analog Comparator 1
|
|
#define INT_COMP2_BLIZZARD 43 // Analog Comparator 2
|
|
#define INT_SYSCTL_BLIZZARD 44 // System Control
|
|
#define INT_FLASH_BLIZZARD 45 // Flash Memory Control and EEPROM
|
|
// Control
|
|
#define INT_GPIOF_BLIZZARD 46 // GPIO Port F
|
|
#define INT_GPIOG_BLIZZARD 47 // GPIO Port G
|
|
#define INT_GPIOH_BLIZZARD 48 // GPIO Port H
|
|
#define INT_UART2_BLIZZARD 49 // UART2
|
|
#define INT_SSI1_BLIZZARD 50 // SSI1
|
|
#define INT_TIMER3A_BLIZZARD 51 // Timer 3A
|
|
#define INT_TIMER3B_BLIZZARD 52 // Timer 3B
|
|
#define INT_I2C1_BLIZZARD 53 // I2C1
|
|
#define INT_QEI1_BLIZZARD 54 // QEI1
|
|
#define INT_CAN0_BLIZZARD 55 // CAN0
|
|
#define INT_CAN1_BLIZZARD 56 // CAN1
|
|
#define INT_HIBERNATE_BLIZZARD 59 // Hibernation Module
|
|
#define INT_USB0_BLIZZARD 60 // USB
|
|
#define INT_PWM0_3_BLIZZARD 61 // PWM Generator 3
|
|
#define INT_UDMA_BLIZZARD 62 // uDMA Software
|
|
#define INT_UDMAERR_BLIZZARD 63 // uDMA Error
|
|
#define INT_ADC1SS0_BLIZZARD 64 // ADC1 Sequence 0
|
|
#define INT_ADC1SS1_BLIZZARD 65 // ADC1 Sequence 1
|
|
#define INT_ADC1SS2_BLIZZARD 66 // ADC1 Sequence 2
|
|
#define INT_ADC1SS3_BLIZZARD 67 // ADC1 Sequence 3
|
|
#define INT_GPIOJ_BLIZZARD 70 // GPIO Port J
|
|
#define INT_GPIOK_BLIZZARD 71 // GPIO Port K
|
|
#define INT_GPIOL_BLIZZARD 72 // GPIO Port L
|
|
#define INT_SSI2_BLIZZARD 73 // SSI2
|
|
#define INT_SSI3_BLIZZARD 74 // SSI3
|
|
#define INT_UART3_BLIZZARD 75 // UART3
|
|
#define INT_UART4_BLIZZARD 76 // UART4
|
|
#define INT_UART5_BLIZZARD 77 // UART5
|
|
#define INT_UART6_BLIZZARD 78 // UART6
|
|
#define INT_UART7_BLIZZARD 79 // UART7
|
|
#define INT_I2C2_BLIZZARD 84 // I2C2
|
|
#define INT_I2C3_BLIZZARD 85 // I2C3
|
|
#define INT_TIMER4A_BLIZZARD 86 // 16/32-Bit Timer 4A
|
|
#define INT_TIMER4B_BLIZZARD 87 // 16/32-Bit Timer 4B
|
|
#define INT_TIMER5A_BLIZZARD 108 // 16/32-Bit Timer 5A
|
|
#define INT_TIMER5B_BLIZZARD 109 // 16/32-Bit Timer 5B
|
|
#define INT_WTIMER0A_BLIZZARD 110 // 32/64-Bit Timer 0A
|
|
#define INT_WTIMER0B_BLIZZARD 111 // 32/64-Bit Timer 0B
|
|
#define INT_WTIMER1A_BLIZZARD 112 // 32/64-Bit Timer 1A
|
|
#define INT_WTIMER1B_BLIZZARD 113 // 32/64-Bit Timer 1B
|
|
#define INT_WTIMER2A_BLIZZARD 114 // 32/64-Bit Timer 2A
|
|
#define INT_WTIMER2B_BLIZZARD 115 // 32/64-Bit Timer 2B
|
|
#define INT_WTIMER3A_BLIZZARD 116 // 32/64-Bit Timer 3A
|
|
#define INT_WTIMER3B_BLIZZARD 117 // 32/64-Bit Timer 3B
|
|
#define INT_WTIMER4A_BLIZZARD 118 // 32/64-Bit Timer 4A
|
|
#define INT_WTIMER4B_BLIZZARD 119 // 32/64-Bit Timer 4B
|
|
#define INT_WTIMER5A_BLIZZARD 120 // 32/64-Bit Timer 5A
|
|
#define INT_WTIMER5B_BLIZZARD 121 // 32/64-Bit Timer 5B
|
|
#define INT_SYSEXC_BLIZZARD 122 // System Exception (imprecise)
|
|
#define INT_PECI0_BLIZZARD 123 // PECI 0
|
|
#define INT_LPC0_BLIZZARD 124 // LPC 0
|
|
#define INT_I2C4_BLIZZARD 125 // I2C4
|
|
#define INT_I2C5_BLIZZARD 126 // I2C5
|
|
#define INT_GPIOM_BLIZZARD 127 // GPIO Port M
|
|
#define INT_GPION_BLIZZARD 128 // GPIO Port N
|
|
#define INT_FAN0_BLIZZARD 130 // FAN 0
|
|
#define INT_GPIOP0_BLIZZARD 132 // GPIO Port P (Summary or P0)
|
|
#define INT_GPIOP1_BLIZZARD 133 // GPIO Port P1
|
|
#define INT_GPIOP2_BLIZZARD 134 // GPIO Port P2
|
|
#define INT_GPIOP3_BLIZZARD 135 // GPIO Port P3
|
|
#define INT_GPIOP4_BLIZZARD 136 // GPIO Port P4
|
|
#define INT_GPIOP5_BLIZZARD 137 // GPIO Port P5
|
|
#define INT_GPIOP6_BLIZZARD 138 // GPIO Port P6
|
|
#define INT_GPIOP7_BLIZZARD 139 // GPIO Port P7
|
|
#define INT_GPIOQ0_BLIZZARD 140 // GPIO Port Q (Summary or Q0)
|
|
#define INT_GPIOQ1_BLIZZARD 141 // GPIO Port Q1
|
|
#define INT_GPIOQ2_BLIZZARD 142 // GPIO Port Q2
|
|
#define INT_GPIOQ3_BLIZZARD 143 // GPIO Port Q3
|
|
#define INT_GPIOQ4_BLIZZARD 144 // GPIO Port Q4
|
|
#define INT_GPIOQ5_BLIZZARD 145 // GPIO Port Q5
|
|
#define INT_GPIOQ6_BLIZZARD 146 // GPIO Port Q6
|
|
#define INT_GPIOQ7_BLIZZARD 147 // GPIO Port Q7
|
|
#define INT_PWM1_0_BLIZZARD 150 // PWM1 Generator 0
|
|
#define INT_PWM1_1_BLIZZARD 151 // PWM1 Generator 1
|
|
#define INT_PWM1_2_BLIZZARD 152 // PWM1 Generator 2
|
|
#define INT_PWM1_3_BLIZZARD 153 // PWM1 Generator 3
|
|
#define INT_PWM1_FAULT_BLIZZARD 154 // PWM1 Fault
|
|
#define NUM_INTERRUPTS_BLIZZARD 155
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// Blizzard Interrupt Class Definition
|
|
//
|
|
//*****************************************************************************
|
|
#if defined(TARGET_IS_BLIZZARD_RA1) || defined(TARGET_IS_BLIZZARD_RA2) || \
|
|
defined(TARGET_IS_BLIZZARD_RA3) || defined(TARGET_IS_BLIZZARD_RB0) || \
|
|
defined(TARGET_IS_BLIZZARD_RB1) || defined(PART_TM4C1230C3PM) || \
|
|
defined(PART_TM4C1230D5PM) || defined(PART_TM4C1230E6PM) || \
|
|
defined(PART_TM4C1230H6PM) || defined(PART_TM4C1231C3PM) || \
|
|
defined(PART_TM4C1231D5PM) || defined(PART_TM4C1231D5PZ) || \
|
|
defined(PART_TM4C1231E6PM) || defined(PART_TM4C1231E6PZ) || \
|
|
defined(PART_TM4C1231H6PM) || defined(PART_TM4C1231H6PZ) || \
|
|
defined(PART_TM4C1232C3PM) || defined(PART_TM4C1232D5PM) || \
|
|
defined(PART_TM4C1232E6PM) || defined(PART_TM4C1232H6PM) || \
|
|
defined(PART_TM4C1233C3PM) || defined(PART_TM4C1233D5PM) || \
|
|
defined(PART_TM4C1233D5PZ) || defined(PART_TM4C1233E6PM) || \
|
|
defined(PART_TM4C1233E6PZ) || defined(PART_TM4C1233H6PM) || \
|
|
defined(PART_TM4C1233H6PZ) || defined(PART_TM4C1236D5PM) || \
|
|
defined(PART_TM4C1236E6PM) || defined(PART_TM4C1236H6PM) || \
|
|
defined(PART_TM4C1237D5PM) || defined(PART_TM4C1237D5PZ) || \
|
|
defined(PART_TM4C1237E6PM) || defined(PART_TM4C1237E6PZ) || \
|
|
defined(PART_TM4C1237H6PM) || defined(PART_TM4C1237H6PZ) || \
|
|
defined(PART_TM4C123AE6PM) || defined(PART_TM4C123AH6PM) || \
|
|
defined(PART_TM4C123BE6PM) || defined(PART_TM4C123BE6PZ) || \
|
|
defined(PART_TM4C123BH6PM) || defined(PART_TM4C123BH6PZ) || \
|
|
defined(PART_TM4C123FE6PM) || defined(PART_TM4C123FH6PM) || \
|
|
defined(PART_TM4C123GE6PM) || defined(PART_TM4C123GE6PZ) || \
|
|
defined(PART_TM4C123GH6PM) || defined(PART_TM4C123GH6PZ) || \
|
|
defined(PART_TM4C1231H6PGE) || defined(PART_TM4C1233H6PGE) || \
|
|
defined(PART_TM4C1237H6PGE) || defined(PART_TM4C123BH6PGE) || \
|
|
defined(PART_TM4C123BH6ZRB) || defined(PART_TM4C123GH6PGE) || \
|
|
defined(PART_TM4C123GH6ZRB)
|
|
#define INT_RESOLVE(intname, class) intname##BLIZZARD
|
|
#else
|
|
#define INT_DEVICE_CLASS "UNKNOWN"
|
|
#endif
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// Macros to resolve the INT_PERIPH_CLASS name to a common INT_PERIPH name.
|
|
//
|
|
//*****************************************************************************
|
|
#define INT_CONCAT(intname, class) INT_RESOLVE(intname, class)
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the interrupt assignments.
|
|
//
|
|
//*****************************************************************************
|
|
#define INT_ADC0SS0 INT_CONCAT(INT_ADC0SS0_, INT_DEVICE_CLASS)
|
|
#define INT_ADC0SS1 INT_CONCAT(INT_ADC0SS1_, INT_DEVICE_CLASS)
|
|
#define INT_ADC0SS2 INT_CONCAT(INT_ADC0SS2_, INT_DEVICE_CLASS)
|
|
#define INT_ADC0SS3 INT_CONCAT(INT_ADC0SS3_, INT_DEVICE_CLASS)
|
|
#define INT_ADC1SS0 INT_CONCAT(INT_ADC1SS0_, INT_DEVICE_CLASS)
|
|
#define INT_ADC1SS1 INT_CONCAT(INT_ADC1SS1_, INT_DEVICE_CLASS)
|
|
#define INT_ADC1SS2 INT_CONCAT(INT_ADC1SS2_, INT_DEVICE_CLASS)
|
|
#define INT_ADC1SS3 INT_CONCAT(INT_ADC1SS3_, INT_DEVICE_CLASS)
|
|
#define INT_CAN0 INT_CONCAT(INT_CAN0_, INT_DEVICE_CLASS)
|
|
#define INT_CAN1 INT_CONCAT(INT_CAN1_, INT_DEVICE_CLASS)
|
|
#define INT_COMP0 INT_CONCAT(INT_COMP0_, INT_DEVICE_CLASS)
|
|
#define INT_COMP1 INT_CONCAT(INT_COMP1_, INT_DEVICE_CLASS)
|
|
#define INT_COMP2 INT_CONCAT(INT_COMP2_, INT_DEVICE_CLASS)
|
|
#define INT_FLASH INT_CONCAT(INT_FLASH_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOA INT_CONCAT(INT_GPIOA_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOB INT_CONCAT(INT_GPIOB_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOC INT_CONCAT(INT_GPIOC_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOD INT_CONCAT(INT_GPIOD_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOE INT_CONCAT(INT_GPIOE_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOF INT_CONCAT(INT_GPIOF_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOG INT_CONCAT(INT_GPIOG_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOH INT_CONCAT(INT_GPIOH_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOJ INT_CONCAT(INT_GPIOJ_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOK INT_CONCAT(INT_GPIOK_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOL INT_CONCAT(INT_GPIOL_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOM INT_CONCAT(INT_GPIOM_, INT_DEVICE_CLASS)
|
|
#define INT_GPION INT_CONCAT(INT_GPION_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOP0 INT_CONCAT(INT_GPIOP0_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOP1 INT_CONCAT(INT_GPIOP1_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOP2 INT_CONCAT(INT_GPIOP2_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOP3 INT_CONCAT(INT_GPIOP3_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOP4 INT_CONCAT(INT_GPIOP4_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOP5 INT_CONCAT(INT_GPIOP5_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOP6 INT_CONCAT(INT_GPIOP6_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOP7 INT_CONCAT(INT_GPIOP7_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOQ0 INT_CONCAT(INT_GPIOQ0_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOQ1 INT_CONCAT(INT_GPIOQ1_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOQ2 INT_CONCAT(INT_GPIOQ2_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOQ3 INT_CONCAT(INT_GPIOQ3_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOQ4 INT_CONCAT(INT_GPIOQ4_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOQ5 INT_CONCAT(INT_GPIOQ5_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOQ6 INT_CONCAT(INT_GPIOQ6_, INT_DEVICE_CLASS)
|
|
#define INT_GPIOQ7 INT_CONCAT(INT_GPIOQ7_, INT_DEVICE_CLASS)
|
|
#define INT_HIBERNATE INT_CONCAT(INT_HIBERNATE_, INT_DEVICE_CLASS)
|
|
#define INT_I2C0 INT_CONCAT(INT_I2C0_, INT_DEVICE_CLASS)
|
|
#define INT_I2C1 INT_CONCAT(INT_I2C1_, INT_DEVICE_CLASS)
|
|
#define INT_I2C2 INT_CONCAT(INT_I2C2_, INT_DEVICE_CLASS)
|
|
#define INT_I2C3 INT_CONCAT(INT_I2C3_, INT_DEVICE_CLASS)
|
|
#define INT_I2C4 INT_CONCAT(INT_I2C4_, INT_DEVICE_CLASS)
|
|
#define INT_I2C5 INT_CONCAT(INT_I2C5_, INT_DEVICE_CLASS)
|
|
#define INT_PWM0_0 INT_CONCAT(INT_PWM0_0_, INT_DEVICE_CLASS)
|
|
#define INT_PWM0_1 INT_CONCAT(INT_PWM0_1_, INT_DEVICE_CLASS)
|
|
#define INT_PWM0_2 INT_CONCAT(INT_PWM0_2_, INT_DEVICE_CLASS)
|
|
#define INT_PWM0_3 INT_CONCAT(INT_PWM0_3_, INT_DEVICE_CLASS)
|
|
#define INT_PWM0_FAULT INT_CONCAT(INT_PWM0_FAULT_, INT_DEVICE_CLASS)
|
|
#define INT_PWM1_0 INT_CONCAT(INT_PWM1_0_, INT_DEVICE_CLASS)
|
|
#define INT_PWM1_1 INT_CONCAT(INT_PWM1_1_, INT_DEVICE_CLASS)
|
|
#define INT_PWM1_2 INT_CONCAT(INT_PWM1_2_, INT_DEVICE_CLASS)
|
|
#define INT_PWM1_3 INT_CONCAT(INT_PWM1_3_, INT_DEVICE_CLASS)
|
|
#define INT_PWM1_FAULT INT_CONCAT(INT_PWM1_FAULT_, INT_DEVICE_CLASS)
|
|
#define INT_QEI0 INT_CONCAT(INT_QEI0_, INT_DEVICE_CLASS)
|
|
#define INT_QEI1 INT_CONCAT(INT_QEI1_, INT_DEVICE_CLASS)
|
|
#define INT_SSI0 INT_CONCAT(INT_SSI0_, INT_DEVICE_CLASS)
|
|
#define INT_SSI1 INT_CONCAT(INT_SSI1_, INT_DEVICE_CLASS)
|
|
#define INT_SSI2 INT_CONCAT(INT_SSI2_, INT_DEVICE_CLASS)
|
|
#define INT_SSI3 INT_CONCAT(INT_SSI3_, INT_DEVICE_CLASS)
|
|
#define INT_SYSCTL INT_CONCAT(INT_SYSCTL_, INT_DEVICE_CLASS)
|
|
#define INT_SYSEXC INT_CONCAT(INT_SYSEXC_, INT_DEVICE_CLASS)
|
|
#define INT_TIMER0A INT_CONCAT(INT_TIMER0A_, INT_DEVICE_CLASS)
|
|
#define INT_TIMER0B INT_CONCAT(INT_TIMER0B_, INT_DEVICE_CLASS)
|
|
#define INT_TIMER1A INT_CONCAT(INT_TIMER1A_, INT_DEVICE_CLASS)
|
|
#define INT_TIMER1B INT_CONCAT(INT_TIMER1B_, INT_DEVICE_CLASS)
|
|
#define INT_TIMER2A INT_CONCAT(INT_TIMER2A_, INT_DEVICE_CLASS)
|
|
#define INT_TIMER2B INT_CONCAT(INT_TIMER2B_, INT_DEVICE_CLASS)
|
|
#define INT_TIMER3A INT_CONCAT(INT_TIMER3A_, INT_DEVICE_CLASS)
|
|
#define INT_TIMER3B INT_CONCAT(INT_TIMER3B_, INT_DEVICE_CLASS)
|
|
#define INT_TIMER4A INT_CONCAT(INT_TIMER4A_, INT_DEVICE_CLASS)
|
|
#define INT_TIMER4B INT_CONCAT(INT_TIMER4B_, INT_DEVICE_CLASS)
|
|
#define INT_TIMER5A INT_CONCAT(INT_TIMER5A_, INT_DEVICE_CLASS)
|
|
#define INT_TIMER5B INT_CONCAT(INT_TIMER5B_, INT_DEVICE_CLASS)
|
|
#define INT_UART0 INT_CONCAT(INT_UART0_, INT_DEVICE_CLASS)
|
|
#define INT_UART1 INT_CONCAT(INT_UART1_, INT_DEVICE_CLASS)
|
|
#define INT_UART2 INT_CONCAT(INT_UART2_, INT_DEVICE_CLASS)
|
|
#define INT_UART3 INT_CONCAT(INT_UART3_, INT_DEVICE_CLASS)
|
|
#define INT_UART4 INT_CONCAT(INT_UART4_, INT_DEVICE_CLASS)
|
|
#define INT_UART5 INT_CONCAT(INT_UART5_, INT_DEVICE_CLASS)
|
|
#define INT_UART6 INT_CONCAT(INT_UART6_, INT_DEVICE_CLASS)
|
|
#define INT_UART7 INT_CONCAT(INT_UART7_, INT_DEVICE_CLASS)
|
|
#define INT_UDMA INT_CONCAT(INT_UDMA_, INT_DEVICE_CLASS)
|
|
#define INT_UDMAERR INT_CONCAT(INT_UDMAERR_, INT_DEVICE_CLASS)
|
|
#define INT_USB0 INT_CONCAT(INT_USB0_, INT_DEVICE_CLASS)
|
|
#define INT_WATCHDOG INT_CONCAT(INT_WATCHDOG_, INT_DEVICE_CLASS)
|
|
#define INT_WTIMER0A INT_CONCAT(INT_WTIMER0A_, INT_DEVICE_CLASS)
|
|
#define INT_WTIMER0B INT_CONCAT(INT_WTIMER0B_, INT_DEVICE_CLASS)
|
|
#define INT_WTIMER1A INT_CONCAT(INT_WTIMER1A_, INT_DEVICE_CLASS)
|
|
#define INT_WTIMER1B INT_CONCAT(INT_WTIMER1B_, INT_DEVICE_CLASS)
|
|
#define INT_WTIMER2A INT_CONCAT(INT_WTIMER2A_, INT_DEVICE_CLASS)
|
|
#define INT_WTIMER2B INT_CONCAT(INT_WTIMER2B_, INT_DEVICE_CLASS)
|
|
#define INT_WTIMER3A INT_CONCAT(INT_WTIMER3A_, INT_DEVICE_CLASS)
|
|
#define INT_WTIMER3B INT_CONCAT(INT_WTIMER3B_, INT_DEVICE_CLASS)
|
|
#define INT_WTIMER4A INT_CONCAT(INT_WTIMER4A_, INT_DEVICE_CLASS)
|
|
#define INT_WTIMER4B INT_CONCAT(INT_WTIMER4B_, INT_DEVICE_CLASS)
|
|
#define INT_WTIMER5A INT_CONCAT(INT_WTIMER5A_, INT_DEVICE_CLASS)
|
|
#define INT_WTIMER5B INT_CONCAT(INT_WTIMER5B_, INT_DEVICE_CLASS)
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the total number of interrupts.
|
|
//
|
|
//*****************************************************************************
|
|
#define NUM_INTERRUPTS INT_CONCAT(NUM_INTERRUPTS_, INT_DEVICE_CLASS)
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the total number of priority levels.
|
|
//
|
|
//*****************************************************************************
|
|
#define NUM_PRIORITY 8
|
|
#define NUM_PRIORITY_BITS 3
|
|
|
|
#endif // __HW_INTS_H__
|