319 lines
7.0 KiB
C
319 lines
7.0 KiB
C
/*
|
|
* Atheros AR71xx built-in ethernet mac driver
|
|
*
|
|
* Copyright (C) 2008-2010 Gabor Juhos <juhosg@openwrt.org>
|
|
* Copyright (C) 2008 Imre Kaloz <kaloz@openwrt.org>
|
|
*
|
|
* Based on Atheros' AG7100 driver
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*/
|
|
|
|
#include "ag71xx.h"
|
|
|
|
#define AG71XX_MDIO_RETRY 1000
|
|
#define AG71XX_MDIO_DELAY 5
|
|
|
|
static inline void ag71xx_mdio_wr(struct ag71xx_mdio *am, unsigned reg,
|
|
u32 value)
|
|
{
|
|
void __iomem *r;
|
|
|
|
r = am->mdio_base + reg;
|
|
__raw_writel(value, r);
|
|
|
|
/* flush write */
|
|
(void) __raw_readl(r);
|
|
}
|
|
|
|
static inline u32 ag71xx_mdio_rr(struct ag71xx_mdio *am, unsigned reg)
|
|
{
|
|
return __raw_readl(am->mdio_base + reg);
|
|
}
|
|
|
|
static void ag71xx_mdio_dump_regs(struct ag71xx_mdio *am)
|
|
{
|
|
DBG("%s: mii_cfg=%08x, mii_cmd=%08x, mii_addr=%08x\n",
|
|
am->mii_bus->name,
|
|
ag71xx_mdio_rr(am, AG71XX_REG_MII_CFG),
|
|
ag71xx_mdio_rr(am, AG71XX_REG_MII_CMD),
|
|
ag71xx_mdio_rr(am, AG71XX_REG_MII_ADDR));
|
|
DBG("%s: mii_ctrl=%08x, mii_status=%08x, mii_ind=%08x\n",
|
|
am->mii_bus->name,
|
|
ag71xx_mdio_rr(am, AG71XX_REG_MII_CTRL),
|
|
ag71xx_mdio_rr(am, AG71XX_REG_MII_STATUS),
|
|
ag71xx_mdio_rr(am, AG71XX_REG_MII_IND));
|
|
}
|
|
|
|
static int ag71xx_mdio_wait_busy(struct ag71xx_mdio *am)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < AG71XX_MDIO_RETRY; i++) {
|
|
u32 busy;
|
|
|
|
udelay(AG71XX_MDIO_DELAY);
|
|
|
|
busy = ag71xx_mdio_rr(am, AG71XX_REG_MII_IND);
|
|
if (!busy)
|
|
return 0;
|
|
|
|
udelay(AG71XX_MDIO_DELAY);
|
|
}
|
|
|
|
pr_err("%s: MDIO operation timed out\n", am->mii_bus->name);
|
|
|
|
return -ETIMEDOUT;
|
|
}
|
|
|
|
int ag71xx_mdio_mii_read(struct ag71xx_mdio *am, int addr, int reg)
|
|
{
|
|
int err;
|
|
int ret;
|
|
|
|
err = ag71xx_mdio_wait_busy(am);
|
|
if (err)
|
|
return 0xffff;
|
|
|
|
ag71xx_mdio_wr(am, AG71XX_REG_MII_CMD, MII_CMD_WRITE);
|
|
ag71xx_mdio_wr(am, AG71XX_REG_MII_ADDR,
|
|
((addr & 0xff) << MII_ADDR_SHIFT) | (reg & 0xff));
|
|
ag71xx_mdio_wr(am, AG71XX_REG_MII_CMD, MII_CMD_READ);
|
|
|
|
err = ag71xx_mdio_wait_busy(am);
|
|
if (err)
|
|
return 0xffff;
|
|
|
|
ret = ag71xx_mdio_rr(am, AG71XX_REG_MII_STATUS) & 0xffff;
|
|
ag71xx_mdio_wr(am, AG71XX_REG_MII_CMD, MII_CMD_WRITE);
|
|
|
|
DBG("mii_read: addr=%04x, reg=%04x, value=%04x\n", addr, reg, ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
void ag71xx_mdio_mii_write(struct ag71xx_mdio *am, int addr, int reg, u16 val)
|
|
{
|
|
DBG("mii_write: addr=%04x, reg=%04x, value=%04x\n", addr, reg, val);
|
|
|
|
ag71xx_mdio_wr(am, AG71XX_REG_MII_ADDR,
|
|
((addr & 0xff) << MII_ADDR_SHIFT) | (reg & 0xff));
|
|
ag71xx_mdio_wr(am, AG71XX_REG_MII_CTRL, val);
|
|
|
|
ag71xx_mdio_wait_busy(am);
|
|
}
|
|
|
|
static const u32 ar71xx_mdio_div_table[] = {
|
|
4, 4, 6, 8, 10, 14, 20, 28,
|
|
};
|
|
|
|
static const u32 ar7240_mdio_div_table[] = {
|
|
2, 2, 4, 6, 8, 12, 18, 26, 32, 40, 48, 56, 62, 70, 78, 96,
|
|
};
|
|
|
|
static const u32 ar933x_mdio_div_table[] = {
|
|
4, 4, 6, 8, 10, 14, 20, 28, 34, 42, 50, 58, 66, 74, 82, 98,
|
|
};
|
|
|
|
static int ag71xx_mdio_get_divider(struct ag71xx_mdio *am, u32 *div)
|
|
{
|
|
unsigned long ref_clock, mdio_clock;
|
|
const u32 *table;
|
|
int ndivs;
|
|
int i;
|
|
|
|
ref_clock = am->pdata->ref_clock;
|
|
mdio_clock = am->pdata->mdio_clock;
|
|
|
|
if (!ref_clock || !mdio_clock)
|
|
return -EINVAL;
|
|
|
|
if (am->pdata->is_ar9330 || am->pdata->is_ar934x) {
|
|
table = ar933x_mdio_div_table;
|
|
ndivs = ARRAY_SIZE(ar933x_mdio_div_table);
|
|
} else if (am->pdata->is_ar7240) {
|
|
table = ar7240_mdio_div_table;
|
|
ndivs = ARRAY_SIZE(ar7240_mdio_div_table);
|
|
} else {
|
|
table = ar71xx_mdio_div_table;
|
|
ndivs = ARRAY_SIZE(ar71xx_mdio_div_table);
|
|
}
|
|
|
|
for (i = 0; i < ndivs; i++) {
|
|
unsigned long t;
|
|
|
|
t = ref_clock / table[i];
|
|
if (t <= mdio_clock) {
|
|
*div = i;
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
dev_err(&am->mii_bus->dev, "no divider found for %lu/%lu\n",
|
|
ref_clock, mdio_clock);
|
|
return -ENOENT;
|
|
}
|
|
|
|
static int ag71xx_mdio_reset(struct mii_bus *bus)
|
|
{
|
|
struct ag71xx_mdio *am = bus->priv;
|
|
u32 t;
|
|
int err;
|
|
|
|
err = ag71xx_mdio_get_divider(am, &t);
|
|
if (err) {
|
|
/* fallback */
|
|
if (am->pdata->is_ar7240)
|
|
t = MII_CFG_CLK_DIV_6;
|
|
else if (am->pdata->builtin_switch && !am->pdata->is_ar934x)
|
|
t = MII_CFG_CLK_DIV_10;
|
|
else if (!am->pdata->builtin_switch && am->pdata->is_ar934x)
|
|
t = MII_CFG_CLK_DIV_58;
|
|
else
|
|
t = MII_CFG_CLK_DIV_28;
|
|
}
|
|
|
|
ag71xx_mdio_wr(am, AG71XX_REG_MII_CFG, t | MII_CFG_RESET);
|
|
udelay(100);
|
|
|
|
ag71xx_mdio_wr(am, AG71XX_REG_MII_CFG, t);
|
|
udelay(100);
|
|
|
|
if (am->pdata->reset)
|
|
am->pdata->reset(bus);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int ag71xx_mdio_read(struct mii_bus *bus, int addr, int reg)
|
|
{
|
|
struct ag71xx_mdio *am = bus->priv;
|
|
|
|
if (am->pdata->builtin_switch)
|
|
return ar7240sw_phy_read(bus, addr, reg);
|
|
else
|
|
return ag71xx_mdio_mii_read(am, addr, reg);
|
|
}
|
|
|
|
static int ag71xx_mdio_write(struct mii_bus *bus, int addr, int reg, u16 val)
|
|
{
|
|
struct ag71xx_mdio *am = bus->priv;
|
|
|
|
if (am->pdata->builtin_switch)
|
|
ar7240sw_phy_write(bus, addr, reg, val);
|
|
else
|
|
ag71xx_mdio_mii_write(am, addr, reg, val);
|
|
return 0;
|
|
}
|
|
|
|
static int ag71xx_mdio_probe(struct platform_device *pdev)
|
|
{
|
|
struct ag71xx_mdio_platform_data *pdata;
|
|
struct ag71xx_mdio *am;
|
|
struct resource *res;
|
|
int i;
|
|
int err;
|
|
|
|
pdata = pdev->dev.platform_data;
|
|
if (!pdata) {
|
|
dev_err(&pdev->dev, "no platform data specified\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
am = kzalloc(sizeof(*am), GFP_KERNEL);
|
|
if (!am) {
|
|
err = -ENOMEM;
|
|
goto err_out;
|
|
}
|
|
|
|
am->pdata = pdata;
|
|
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
if (!res) {
|
|
dev_err(&pdev->dev, "no iomem resource found\n");
|
|
err = -ENXIO;
|
|
goto err_out;
|
|
}
|
|
|
|
am->mdio_base = ioremap_nocache(res->start, res->end - res->start + 1);
|
|
if (!am->mdio_base) {
|
|
dev_err(&pdev->dev, "unable to ioremap registers\n");
|
|
err = -ENOMEM;
|
|
goto err_free_mdio;
|
|
}
|
|
|
|
am->mii_bus = mdiobus_alloc();
|
|
if (am->mii_bus == NULL) {
|
|
err = -ENOMEM;
|
|
goto err_iounmap;
|
|
}
|
|
|
|
am->mii_bus->name = "ag71xx_mdio";
|
|
am->mii_bus->read = ag71xx_mdio_read;
|
|
am->mii_bus->write = ag71xx_mdio_write;
|
|
am->mii_bus->reset = ag71xx_mdio_reset;
|
|
am->mii_bus->irq = am->mii_irq;
|
|
am->mii_bus->priv = am;
|
|
am->mii_bus->parent = &pdev->dev;
|
|
snprintf(am->mii_bus->id, MII_BUS_ID_SIZE, "%s", dev_name(&pdev->dev));
|
|
am->mii_bus->phy_mask = pdata->phy_mask;
|
|
|
|
for (i = 0; i < PHY_MAX_ADDR; i++)
|
|
am->mii_irq[i] = PHY_POLL;
|
|
|
|
ag71xx_mdio_wr(am, AG71XX_REG_MAC_CFG1, 0);
|
|
|
|
err = mdiobus_register(am->mii_bus);
|
|
if (err)
|
|
goto err_free_bus;
|
|
|
|
ag71xx_mdio_dump_regs(am);
|
|
|
|
platform_set_drvdata(pdev, am);
|
|
return 0;
|
|
|
|
err_free_bus:
|
|
mdiobus_free(am->mii_bus);
|
|
err_iounmap:
|
|
iounmap(am->mdio_base);
|
|
err_free_mdio:
|
|
kfree(am);
|
|
err_out:
|
|
return err;
|
|
}
|
|
|
|
static int ag71xx_mdio_remove(struct platform_device *pdev)
|
|
{
|
|
struct ag71xx_mdio *am = platform_get_drvdata(pdev);
|
|
|
|
if (am) {
|
|
mdiobus_unregister(am->mii_bus);
|
|
mdiobus_free(am->mii_bus);
|
|
iounmap(am->mdio_base);
|
|
kfree(am);
|
|
platform_set_drvdata(pdev, NULL);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct platform_driver ag71xx_mdio_driver = {
|
|
.probe = ag71xx_mdio_probe,
|
|
.remove = ag71xx_mdio_remove,
|
|
.driver = {
|
|
.name = "ag71xx-mdio",
|
|
}
|
|
};
|
|
|
|
int __init ag71xx_mdio_driver_init(void)
|
|
{
|
|
return platform_driver_register(&ag71xx_mdio_driver);
|
|
}
|
|
|
|
void ag71xx_mdio_driver_exit(void)
|
|
{
|
|
platform_driver_unregister(&ag71xx_mdio_driver);
|
|
}
|