96 lines
3.0 KiB
Diff
96 lines
3.0 KiB
Diff
From b27da7f1ee034d32e410faf5ab32fc96424a0c62 Mon Sep 17 00:00:00 2001
|
|
From: Hauke Mehrtens <hauke@hauke-m.de>
|
|
Date: Wed, 20 Nov 2013 22:16:43 +0100
|
|
Subject: [PATCH 17/18] add overwrite
|
|
|
|
---
|
|
.../asm/mach-bcm47xx/cpu-feature-overrides.h | 82 ++++++++++++++++++++
|
|
1 file changed, 82 insertions(+)
|
|
create mode 100644 arch/mips/include/asm/mach-bcm47xx/cpu-feature-overrides.h
|
|
|
|
--- /dev/null
|
|
+++ b/arch/mips/include/asm/mach-bcm47xx/cpu-feature-overrides.h
|
|
@@ -0,0 +1,82 @@
|
|
+#ifndef __ASM_MACH_BCM47XX_CPU_FEATURE_OVERRIDES_H
|
|
+#define __ASM_MACH_BCM47XX_CPU_FEATURE_OVERRIDES_H
|
|
+
|
|
+#define cpu_has_tlb 1
|
|
+#define cpu_has_4kex 1
|
|
+#define cpu_has_3k_cache 0
|
|
+#define cpu_has_4k_cache 1
|
|
+#define cpu_has_tx39_cache 0
|
|
+#define cpu_has_fpu 0
|
|
+#define cpu_has_32fpr 0
|
|
+#define cpu_has_counter 1
|
|
+#if defined(CONFIG_BCM47XX_BCMA) && !defined(CONFIG_BCM47XX_SSB)
|
|
+#define cpu_has_watch 1
|
|
+#elif defined(CONFIG_BCM47XX_SSB) && !defined(CONFIG_BCM47XX_BCMA)
|
|
+#define cpu_has_watch 0
|
|
+#endif
|
|
+#define cpu_has_divec 1
|
|
+#define cpu_has_vce 0
|
|
+#define cpu_has_cache_cdex_p 0
|
|
+#define cpu_has_cache_cdex_s 0
|
|
+#define cpu_has_prefetch 1
|
|
+#define cpu_has_mcheck 1
|
|
+#define cpu_has_ejtag 1
|
|
+#define cpu_has_llsc 1
|
|
+
|
|
+/* cpu_has_mips16 */
|
|
+#define cpu_has_mdmx 0
|
|
+#define cpu_has_mips3d 0
|
|
+#define cpu_has_rixi 0
|
|
+#define cpu_has_mmips 0
|
|
+#define cpu_has_smartmips 0
|
|
+#define cpu_has_vtag_icache 0
|
|
+/* cpu_has_dc_aliases */
|
|
+#define cpu_has_ic_fills_f_dc 0
|
|
+#define cpu_has_pindexed_dcache 0
|
|
+#define cpu_icache_snoops_remote_store 0
|
|
+
|
|
+#define cpu_has_mips_2 1
|
|
+#define cpu_has_mips_3 0
|
|
+#define cpu_has_mips32r1 1
|
|
+#if defined(CONFIG_BCM47XX_BCMA) && !defined(CONFIG_BCM47XX_SSB)
|
|
+#define cpu_has_mips32r2 1
|
|
+#elif defined(CONFIG_BCM47XX_SSB) && !defined(CONFIG_BCM47XX_BCMA)
|
|
+#define cpu_has_mips32r2 0
|
|
+#endif
|
|
+#define cpu_has_mips64r1 0
|
|
+#define cpu_has_mips64r2 0
|
|
+
|
|
+#if defined(CONFIG_BCM47XX_BCMA) && !defined(CONFIG_BCM47XX_SSB)
|
|
+#define cpu_has_dsp 1
|
|
+#define cpu_has_dsp2 1
|
|
+#elif defined(CONFIG_BCM47XX_SSB) && !defined(CONFIG_BCM47XX_BCMA)
|
|
+#define cpu_has_dsp 0
|
|
+#define cpu_has_dsp2 0
|
|
+#endif
|
|
+#define cpu_has_mipsmt 0
|
|
+/* cpu_has_userlocal */
|
|
+
|
|
+#define cpu_has_nofpuex 0
|
|
+#define cpu_has_64bits 0
|
|
+#define cpu_has_64bit_zero_reg 0
|
|
+#if defined(CONFIG_BCM47XX_BCMA) && !defined(CONFIG_BCM47XX_SSB)
|
|
+#define cpu_has_vint 1
|
|
+#elif defined(CONFIG_BCM47XX_SSB) && !defined(CONFIG_BCM47XX_BCMA)
|
|
+#define cpu_has_vint 0
|
|
+#endif
|
|
+#define cpu_has_veic 0
|
|
+#define cpu_has_inclusive_pcaches 0
|
|
+
|
|
+#if defined(CONFIG_BCM47XX_BCMA) && !defined(CONFIG_BCM47XX_SSB)
|
|
+#define cpu_dcache_line_size() 32
|
|
+#define cpu_icache_line_size() 32
|
|
+#define cpu_has_perf_cntr_intr_bit 1
|
|
+#elif defined(CONFIG_BCM47XX_SSB) && !defined(CONFIG_BCM47XX_BCMA)
|
|
+#define cpu_dcache_line_size() 16
|
|
+#define cpu_icache_line_size() 16
|
|
+#define cpu_has_perf_cntr_intr_bit 0
|
|
+#endif
|
|
+#define cpu_scache_line_size() 0
|
|
+#define cpu_has_vz 0
|
|
+
|
|
+#endif /* __ASM_MACH_BCM47XX_CPU_FEATURE_OVERRIDES_H */
|