9
0
Fork 0
Commit Graph

61 Commits

Author SHA1 Message Date
Marc Kleine-Budde 672b286a7f mx51: rename clock-imx51.h -> clock-imx51_53.h
...and update all users. The header file can be used on mx51 and mx53.

Signed-off-by: Marc Kleine-Budde <mkl@pengutronix.de>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
2011-07-29 12:10:38 +02:00
Sascha Hauer e7b995d874 ARM i.MX51 babbage: set fec ethernet address from IIM
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
2011-07-29 12:05:26 +02:00
Sascha Hauer ffcf536cef Merge branch 'pu' into next 2011-07-29 12:03:40 +02:00
Sascha Hauer aaf0cbcd65 ARM i.MX51 babbage: remove dead code
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
2011-07-28 13:02:54 +02:00
Sascha Hauer f928efa818 add a add_mem_device function
Add a helper function for boards to register their memory
devices. This makes the board code smaller and also helps
getting rid of map_base and struct memory_platform_data.

And switch all of the memory to it

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
2011-07-18 20:32:45 +08:00
Jean-Christophe PLAGNIOL-VILLARD 88618eb5f1 mem: replace DEVFS_RDWR by IORESOURCE_MEM_WRITEABLE
we keep struct memory_platform_data for now on we will switch off the memories
resources to struct resource

Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
2011-07-18 20:31:51 +08:00
Jean-Christophe PLAGNIOL-VILLARD 9eac282024 defaultenv: add kernel_loc nfs and tftp support
before we can only support tftp
so keep it as default

Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
Cc: Nicolas Ferre <nicolas.ferre@atmel.com>
Cc: Patrice Vilchez <patrice.vilchez@atmel.com>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
2011-03-14 11:57:11 +01:00
Sascha Hauer cad14480bf ARM: create a second level page table entry for the exception vectors
Often enough the exception vectors are not on TEXT_BASE (for example
on i.MX SoCs in internal boot mode), so the board specific code did
not map the exception vectors to 0x0 but whatever happens to be on
TEXT_BASE. Also, the current section-only mapping requires the
exception vectors to be on a 1MB boundary.
Instead, create the possibility to create second level tables and
use this to map a copy of the exception vectors in a board
independent way.

Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
2011-03-10 14:49:47 +01:00
Sascha Hauer 9a139cd653 ARM mx51 babbage: Use device functions
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
2010-11-02 18:11:08 +01:00
Robert Schwebel dfc4422c89 doc: put babage board into the right chapter
Signed-off-by: Robert Schwebel <r.schwebel@pengutronix.de>
2010-11-02 17:55:17 +01:00
Sascha Hauer f550cfe4e1 ARM i.MX51: Add babbage board support
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
2010-10-11 13:22:14 +02:00