9
0
Fork 0
barebox/drivers/clk
Lucas Stach ee493a6152 clk: tegra: reset UARTS from clock controller
The console devices are the only ones that can't
use the reset controller properly, as they get
registered from platform code. Reset those devices
from the clock controller.

Signed-off-by: Lucas Stach <dev@lynxeye.de>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
2014-05-15 14:17:12 +02:00
..
mvebu clk: gate: add flags argument to clock gate constructor 2014-04-29 08:15:24 +02:00
mxs clk: gate: add flags argument to clock gate constructor 2014-04-29 08:15:24 +02:00
rockchip clk: add rockchip clock gate driver 2014-04-29 08:15:24 +02:00
tegra clk: tegra: reset UARTS from clock controller 2014-05-15 14:17:12 +02:00
Kconfig clk: Add Altera SoCFPGA clk support 2013-09-23 08:40:31 +02:00
Makefile clk: add rockchip clock gate driver 2014-04-29 08:15:24 +02:00
clk-ar933x.c Merge branch 'for-next/mips' 2014-04-04 10:05:46 +02:00
clk-divider.c clk: let clk-divider handle the table based divider aswell 2014-03-28 21:03:15 +01:00
clk-fixed-factor.c clk: fixed-factor: add DT init function 2014-04-29 08:11:28 +02:00
clk-fixed.c drivers/clk/clk-fixed.c: Fix sparse warning 2014-02-17 08:21:22 +01:00
clk-gate.c clk: gate: add CLK_GATE_HIWORD_MASK flag 2014-04-29 08:15:24 +02:00
clk-mux.c clk: Add parent round/set rate for mux and gate 2014-03-28 21:03:15 +01:00
clk.c clk: move of_clk_get_parent_name() to common clk code 2014-04-29 08:11:24 +02:00
clkdev.c clk: avoid possible NULL ptr deref 2014-02-10 08:49:55 +01:00
socfpga.c clk: move of_clk_get_parent_name() to common clk code 2014-04-29 08:11:24 +02:00