Pre v1.0: Change the interface to match firmware v2.1 release
The RevB hardware is not supported with newer firmware releases, adjust the header file of the pre v1.0 header files to be usable with the latest osmo-bts code.
This commit is contained in:
parent
aeedfeb703
commit
ae76afe1cd
|
@ -57,6 +57,28 @@ typedef enum SuperFemto_PrimId_t
|
||||||
SuperFemto_PrimId_NUM
|
SuperFemto_PrimId_NUM
|
||||||
} SuperFemto_PrimId_t;
|
} SuperFemto_PrimId_t;
|
||||||
|
|
||||||
|
/****************************************************************************
|
||||||
|
* Enum : SuperFemto_ClkSrcId_t
|
||||||
|
************************************************************************//**
|
||||||
|
*
|
||||||
|
* Clock source intifiers.
|
||||||
|
*
|
||||||
|
* @ingroup superfemto_api
|
||||||
|
*
|
||||||
|
****************************************************************************/
|
||||||
|
typedef enum SuperFemto_ClkSrcId_t
|
||||||
|
{
|
||||||
|
// RF Diagnostic Primitives
|
||||||
|
SuperFemto_ClkSrcId_None = 0, ///< None
|
||||||
|
SuperFemto_ClkSrcId_Ocxo, ///< Optional on-board OCXO
|
||||||
|
SuperFemto_ClkSrcId_Tcxo, ///< Optional on-board TCXO
|
||||||
|
SuperFemto_ClkSrcId_External, ///< Multi-Trx external clock
|
||||||
|
SuperFemto_ClkSrcId_GpsPps, ///< GPS PPS
|
||||||
|
SuperFemto_ClkSrcId_Trx, ///< TRX clock
|
||||||
|
SuperFemto_ClkSrcId_Rx, ///< RX clock
|
||||||
|
SuperFemto_ClkSrcId_NetList, ///< Network listening
|
||||||
|
SuperFemto_ClkSrcId_Edge, ///< Debug edge connector clock,
|
||||||
|
} SuperFemto_ClkSrcId_t;
|
||||||
|
|
||||||
/****************************************************************************
|
/****************************************************************************
|
||||||
* Types *
|
* Types *
|
||||||
|
@ -71,6 +93,7 @@ typedef enum SuperFemto_PrimId_t
|
||||||
* @ingroup superfemto_api_prim_sys
|
* @ingroup superfemto_api_prim_sys
|
||||||
*
|
*
|
||||||
****************************************************************************/
|
****************************************************************************/
|
||||||
|
#define FEMTOBTS_NO_BOARD_VERSION
|
||||||
typedef struct SuperFemto_SystemInfoCnf
|
typedef struct SuperFemto_SystemInfoCnf
|
||||||
{
|
{
|
||||||
SuperFemto_Status_t status; ///< Status
|
SuperFemto_Status_t status; ///< Status
|
||||||
|
@ -148,14 +171,14 @@ typedef struct SuperFemto_ActivateRfReq
|
||||||
struct
|
struct
|
||||||
{
|
{
|
||||||
int iClkCor; ///< Clock correction value in PPB.
|
int iClkCor; ///< Clock correction value in PPB.
|
||||||
uint8_t u8ClkSrc; ///< Clock source (0:None, 1:OCXO, 2:TCXO, 3:External, 4:GPS PPS, 5:reserved, 6:RX)
|
uint8_t clkSrc; ///< Clock source (0:None, 1:OCXO, 2:TCXO, 3:External, 4:GPS PPS, 5:reserved, 6:RX)
|
||||||
} rfTrx;
|
} rfTrx;
|
||||||
|
|
||||||
// RX RF clock options
|
// RX RF clock options
|
||||||
struct
|
struct
|
||||||
{
|
{
|
||||||
int iClkCor; ///< Clock calibration value in PPB.
|
int iClkCor; ///< Clock calibration value in PPB.
|
||||||
uint8_t u8ClkSrc; ///< Clock source (0:None, 1:OCXO, 2:TCXO, 3:External, 4:GPS PPS, 5:TRX, 6:reserved)
|
uint8_t clkSrc; ///< Clock source (0:None, 1:OCXO, 2:TCXO, 3:External, 4:GPS PPS, 5:TRX, 6:reserved)
|
||||||
} rfRx;
|
} rfRx;
|
||||||
|
|
||||||
} SuperFemto_ActivateRfReq_t;
|
} SuperFemto_ActivateRfReq_t;
|
||||||
|
@ -281,19 +304,19 @@ typedef struct SuperFemto_RfClockSetupReq
|
||||||
struct
|
struct
|
||||||
{
|
{
|
||||||
int iClkCor; ///< Clock correction value in PPB.
|
int iClkCor; ///< Clock correction value in PPB.
|
||||||
uint8_t u8ClkSrc; ///< Clock source (0:None, 1:OCXO, 2:TCXO, 3:External, 4:GPS PPS, 5:reserved, 6:RX)
|
uint8_t clkSrc; ///< Clock source (0:None, 1:OCXO, 2:TCXO, 3:External, 4:GPS PPS, 5:reserved, 6:RX)
|
||||||
} rfTrx;
|
} rfTrx;
|
||||||
|
|
||||||
// RX RF clock options
|
// RX RF clock options
|
||||||
struct
|
struct
|
||||||
{
|
{
|
||||||
int iClkCor; ///< Clock calibration value in PPB.
|
int iClkCor; ///< Clock calibration value in PPB.
|
||||||
uint8_t u8ClkSrc; ///< Clock source (0:None, 1:OCXO, 2:TCXO, 3:External, 4:GPS PPS, 5:TRX, 6:reserved)
|
uint8_t clkSrc; ///< Clock source (0:None, 1:OCXO, 2:TCXO, 3:External, 4:GPS PPS, 5:TRX, 6:reserved)
|
||||||
} rfRx;
|
} rfRx;
|
||||||
|
|
||||||
// RF clock calibration
|
// RF clock calibration
|
||||||
struct {
|
struct {
|
||||||
uint8_t u8ClkSrc; ///< Reference clock source (0:Off, 1:OCXO, 2:TCXO, 3:External, 4:GPS PPS, 5:reserved, 6:reserved, 7:NL)
|
uint8_t clkSrc; ///< Reference clock source (0:Off, 1:OCXO, 2:TCXO, 3:External, 4:GPS PPS, 5:reserved, 6:reserved, 7:NL)
|
||||||
} rfTrxClkCal;
|
} rfTrxClkCal;
|
||||||
|
|
||||||
} SuperFemto_RfClockSetupReq_t;
|
} SuperFemto_RfClockSetupReq_t;
|
||||||
|
|
Loading…
Reference in New Issue