- Added demo for the STM32F0-Discovery board (STM32F051R8) that builds with the IAR Embedded Workbench for ARM.
git-svn-id: https://svn.code.sf.net/p/openblt/code/trunk@137 5dc33758-31d5-4daf-9ae8-b24bf3d40d73
This commit is contained in:
Frank Voorburg
parent
78c12a6833
commit
d300ff72eb
Binary file not shown.
|
|
@ -0,0 +1,396 @@
|
||||||
|
S01900006F70656E626C745F73746D3332663035312E7372656303
|
||||||
|
S31508000000D0090020D5170008131800081F18000883
|
||||||
|
S3150800001000000000000000000000000000000000D2
|
||||||
|
S315080000200000000000000000000000004918000859
|
||||||
|
S3150800003000000000000000004B1800084D180008DA
|
||||||
|
S315080000404F180008511800085318000855180008DA
|
||||||
|
S3150800005057180008591800085B1800085D180008AA
|
||||||
|
S315080000605F1800086118000863180008651800087A
|
||||||
|
S3150800007067180008691800086B1800086D1800084A
|
||||||
|
S315080000806F180008711800080000000073180008AF
|
||||||
|
S315080000907518000877180008791800087B180008F2
|
||||||
|
S315080000A07D1800087F1800088118000883180008C2
|
||||||
|
S315080000B085180008000000008718000800000000E6
|
||||||
|
S315080000C085480021C943016084480021C94301606D
|
||||||
|
S315080000D0704770B504000D001600200000F0DCF92A
|
||||||
|
S315080000E0FF2805D06019401E00F0D6F9FF2801D177
|
||||||
|
S315080000F0002015E02000400A8021890048437849FD
|
||||||
|
S315080001000968884206D12B0032002100734800F0A6
|
||||||
|
S31508000110E9F805E02B00320021006F4800F0E2F80C
|
||||||
|
S3150800012070BD70B504000E00200000F0B5F905009A
|
||||||
|
S31508000130A019401E00F0B0F9EDB2FF2D02D0C0B2F2
|
||||||
|
S31508000140FF2801D1002005E00100C9B22800C0B28D
|
||||||
|
S3150800015000F04DF970BD80B5002000905F4800683A
|
||||||
|
S315080001600021C943884201D101202FE000985B494C
|
||||||
|
S3150800017049684018009000985849896840180090C6
|
||||||
|
S3150800018000985649C968401800900098534909696B
|
||||||
|
S315080001904018009000985149496940180090009805
|
||||||
|
S315080001A04E4989694018009000984C49C969401819
|
||||||
|
S315080001B000900098C14300910098401C00906A4640
|
||||||
|
S315080001C0042147480068C030FFF783FF02BD00B529
|
||||||
|
S315080001D0002043490968096840184149096849687F
|
||||||
|
S315080001E040183F490968896840183D490968C9683F
|
||||||
|
S315080001F040183B4909680969401839490968496935
|
||||||
|
S315080002004018374909688969401835490968C0316D
|
||||||
|
S3150800021009684018002801D1012000E0002000BD2F
|
||||||
|
S3150800022080B52E4800680021C943884206D02B486D
|
||||||
|
S3150800023000F0A3F8002801D100200DE02648006848
|
||||||
|
S315080002400021C943884206D0234800F096F80028C2
|
||||||
|
S3150800025001D1002000E0012002BD21480068704756
|
||||||
|
S3150800026038B504000D0028008021890000F078F9CF
|
||||||
|
S31508000270002901D000200DE02068A84201D1012004
|
||||||
|
S3150800028008E02560802292002900241D200000F045
|
||||||
|
S31508000290A0F9012032BD38B505000C000F4885428B
|
||||||
|
S315080002A008D10D4D21002800FFF7DAFF002810D1EC
|
||||||
|
S315080002B000200FE00A480068844203D1074D084829
|
||||||
|
S315080002C00468EFE7280000F058F80028EAD1002073
|
||||||
|
S315080002D000E0280032BD0000D4000020D80200202B
|
||||||
|
S315080002E080160008F4B582B004000E001D00370021
|
||||||
|
S315080002F07F0A80208000474320680021C94388423E
|
||||||
|
S3150800030007D139002000FFF7ABFF002801D10020F4
|
||||||
|
S3150800031032E02068B84208D039002000FFF7BBFF5A
|
||||||
|
S315080003200400002C01D1002026E02068301A261887
|
||||||
|
S31508000330361D0298009000F061F92000001D301A61
|
||||||
|
S315080003408021890088420CD380208000391820003B
|
||||||
|
S31508000350FFF7A1FF0400002C01D100200CE02600C5
|
||||||
|
S31508000360361D009800783070761C0098401C009066
|
||||||
|
S315080003706D1E002DDFD10120FEBDF1B501270098C5
|
||||||
|
S31508000380006800F089F8C0B2FF2801D100202DE0EE
|
||||||
|
S3150800039000F038F9342000F0B3F900F0B5F9012877
|
||||||
|
S315080003A003D100F03BF9002020E0002400E0641CA3
|
||||||
|
S315080003B0802C17D200980068042161434518042050
|
||||||
|
S315080003C0604300990818466800F018F931002800BB
|
||||||
|
S315080003D000F052F9042801D0002703E02868B0424B
|
||||||
|
S315080003E0E5D0002700F01AF93800C0B2F2BD70B5A2
|
||||||
|
S315080003F004000D00EDB2E4B2A54201D2002047E0A8
|
||||||
|
S315080004002448007AE4B2844204D353480078EDB213
|
||||||
|
S31508000410A84201D200203BE000F0F4F8342000F0B6
|
||||||
|
S315080004206FF900F071F9012803D100F0F7F8002000
|
||||||
|
S315080004302EE02000C0B200F057F806002800C0B22F
|
||||||
|
S3150800044000F052F804002800C0B200F069F8010074
|
||||||
|
S3150800045020004018401E801B401C0400A40A0025EA
|
||||||
|
S3150800046000E06D1CADB2A4B2A5420ED200F0C6F8EB
|
||||||
|
S31508000470ADB28020C0006843301800F0D6F80428D2
|
||||||
|
S31508000480EFD000F0CBF8002002E000F0C7F801201A
|
||||||
|
S3150800049070BD00008016000838B50400002500E08D
|
||||||
|
S315080004A06D1CEDB20D2D1DD200F0A8F8EDB20C2092
|
||||||
|
S315080004B068432A4908588442F2D3EDB20C206843AF
|
||||||
|
S315080004C026490858EDB20C216943244A511849684F
|
||||||
|
S315080004D040188442E4D2EDB20C2045431F48401927
|
||||||
|
S315080004E0007A00E0FF2032BD38B50400002500E0A0
|
||||||
|
S315080004F06D1CEDB20D2D10D200F080F8EDB20C2077
|
||||||
|
S31508000500684316490818007AE4B2A042F0D1EDB261
|
||||||
|
S315080005100C2045431148405901E00020C04332BD34
|
||||||
|
S3150800052038B50400002500E06D1CEDB20D2D11D282
|
||||||
|
S3150800053000F064F8EDB20C20684308490818007A00
|
||||||
|
S31508000540E4B2A042F0D1EDB20C204543034840196D
|
||||||
|
S31508000550406800E0002032BD181700088016000821
|
||||||
|
S31508000560094210D088420BD30122002300185B41B0
|
||||||
|
S315080005708B4200D35B1A5241F8D31900100070471A
|
||||||
|
S3150800058001000020704708B500F0EEF808BD80B5F8
|
||||||
|
S3150800059000F0F7F800281BD000F005F9002817D05E
|
||||||
|
S315080005A000F02EF900F07CF90121012000F080FA14
|
||||||
|
S315080005B000F0EBF8C02201008020800500F009F861
|
||||||
|
S315080005C0032000F0ADFA00F0E0F8406862B6804714
|
||||||
|
S315080005D001BD70B514000D00060005E028783070DE
|
||||||
|
S315080005E06D1C761C00F00AF82000441E80B2002814
|
||||||
|
S315080005F0F4D170BD80B500F0E4F801BD80B500F017
|
||||||
|
S31508000600E5F801BD00B539480068000605D5384843
|
||||||
|
S315080006103849016036483849016000BD33480068EA
|
||||||
|
S315080006208021014331480160704738B5040004252C
|
||||||
|
S31508000630B020000300F082F80500EDB2042D18D1B1
|
||||||
|
S315080006402A48006802210143284801602B480460B3
|
||||||
|
S31508000650264800684021014324480160B020000371
|
||||||
|
S3150800066000F06CF8050021480068022188431F49FC
|
||||||
|
S3150800067008602800C0B232BD70B582B005000C0013
|
||||||
|
S31508000680042600200090B020000300F057F806006A
|
||||||
|
S31508000690F6B2042E27D115480068012101431348F4
|
||||||
|
S315080006A0016020002880B020000300F047F806000B
|
||||||
|
S315080006B0F6B2042E11D1AD1C00952000000C00994D
|
||||||
|
S315080006C00880B020000300F039F8060007480068E3
|
||||||
|
S315080006D0012188430549086005E0044800680121AE
|
||||||
|
S315080006E08843024908603000C0B276BD1020024037
|
||||||
|
S315080006F00420024023016745AB89EFCD1420024050
|
||||||
|
S315080007000D4908607047000000B504200A490968C9
|
||||||
|
S31508000710C90701D501200CE007480068C00601D5C5
|
||||||
|
S31508000720022006E004480068400701D5032000E0DF
|
||||||
|
S315080007300420C0B200BD00000C20024038B50400F9
|
||||||
|
S315080007400425FFF7E1FF050003E0FFF7DDFF0500DD
|
||||||
|
S31508000750641EEDB2012D01D1002CF6D1002C00D17A
|
||||||
|
S3150800076005252800C0B232BD704780B5FFF7A8FC42
|
||||||
|
S3150800077001BD80B5FFF7ADFC02BD80B5FFF7D1FC22
|
||||||
|
S3150800078002BD80B5FFF723FD02BD80B5FFF765FD05
|
||||||
|
S3150800079002BD80B5FFF7DFFC002801D1002001E08B
|
||||||
|
S315080007A0FFF73EFD02BD80B500F0EFF9012190206C
|
||||||
|
S315080007B0C00500F04AFA012801D1002000E0012016
|
||||||
|
S315080007C002BD80B5642000F0B9F901BD80B500F01E
|
||||||
|
S315080007D0B8F901BD80B500F07FFA00F0BFFC2448E7
|
||||||
|
S315080007E00021017001BD80B5224800F001FD0128F5
|
||||||
|
S315080007F005D11F48002101701E4800F08DFA01BD81
|
||||||
|
S31508000800704780B51A4A1278002A02D1C9B200F098
|
||||||
|
S31508000810C3FC00F07DFA01BD00B515480078002834
|
||||||
|
S3150800082005D0022807D004D3032806D007E04020C5
|
||||||
|
S3150800083006E0002004E0002002E0002000E040205E
|
||||||
|
S3150800084080B200BD00B50A480078002805D0022805
|
||||||
|
S3150800085007D004D3032806D007E0402006E000208E
|
||||||
|
S3150800086004E0002002E0002000E0402080B200BD45
|
||||||
|
S31508000870D00000206C05002080B500F040FA02BDCB
|
||||||
|
S3150800088080B500F00DF811481149016011480021A2
|
||||||
|
S31508000890016011480521016010480021016001BD71
|
||||||
|
S315080008A00D4800210160704700B50B480068C00379
|
||||||
|
S315080008B004D50A480068401C0849086000BD80B590
|
||||||
|
S315080008C0FFF7F2FF0548006802BD000014E000E0EB
|
||||||
|
S315080008D07FBB000018E000E010E000E0BC05002047
|
||||||
|
S315080008E0F8B504000021002500220020009000230E
|
||||||
|
S315080008F00020664E36680C2737403900002906D096
|
||||||
|
S31508000900042907D0082908D00C2925D027E07A49D8
|
||||||
|
S31508000910216026E07849216023E05C480068F025DC
|
||||||
|
S31508000920AD03054059480068C02252020240AD0C8A
|
||||||
|
S31508000930AD1C002A03D17148454328000AE07048D7
|
||||||
|
S3150800094000680007000F401C00906B480099FFF7ED
|
||||||
|
S3150800095007FE6843206004E06B49216001E06649B0
|
||||||
|
S3150800096021604A490A68F02111400909654A535C21
|
||||||
|
S315080009702168D940616045490A68E021C9001140EB
|
||||||
|
S31508000980090A604A535C6168D940A16051490968FF
|
||||||
|
S31508000990C90502D45D49E1600AE03C490968490491
|
||||||
|
S315080009A003D4A1684908E16002E0A1688908E1600A
|
||||||
|
S315080009B048490968490602D45549216102E080215F
|
||||||
|
S315080009C00902216143490968C90602D44A49616195
|
||||||
|
S315080009D001E0216861613F4909688907890F002993
|
||||||
|
S315080009E002D1A168A1611AE03A4909688907890F05
|
||||||
|
S315080009F0012902D12168A16111E0364909688907F0
|
||||||
|
S31508000A00890F022903D180210902A16107E0314932
|
||||||
|
S31508000A1009688907890F032901D13749A1612D4939
|
||||||
|
S31508000A200968C02292020A40002A02D1A168E1613F
|
||||||
|
S31508000A3023E028490968C02292020A408021490217
|
||||||
|
S31508000A408A4202D12168E16117E022490968C02279
|
||||||
|
S31508000A5092020A40802189028A4203D18021090232
|
||||||
|
S31508000A60E1610AE01B490968C02292020A40C021D6
|
||||||
|
S31508000A7089028A4201D12049E161164909680906B5
|
||||||
|
S31508000A8002D42148206200E02062F1BD0410024031
|
||||||
|
S31508000A9000B5C9B2002905D01E49096808431D4991
|
||||||
|
S31508000AA0086004E01B49096881431A48016000BDD3
|
||||||
|
S31508000AB000B5C9B2002905D017490968084316497F
|
||||||
|
S31508000AC0086004E01449096881431348016000BDC1
|
||||||
|
S31508000AD0000000003010024000B5C9B2002905D058
|
||||||
|
S31508000AE00E49096808430D49086004E00B4909687E
|
||||||
|
S31508000AF081430A48016000BD00127A0000093D00E2
|
||||||
|
S31508000B002C100240C0000020006CDC02809FD5003B
|
||||||
|
S31508000B101280000014100240181002401C100240F7
|
||||||
|
S31508000B200021054A12681100032291430843010077
|
||||||
|
S31508000B30014801607047000000000140164908801E
|
||||||
|
S31508000B40704780B5FFF7BBFE1449096888421BD376
|
||||||
|
S31508000B5013480078002808D1114801210170802126
|
||||||
|
S31508000B604900104800F07EF807E00D4800210170A2
|
||||||
|
S31508000B70802149000B4800F078F8FFF7A0FE0649E7
|
||||||
|
S31508000B80098840180549086001BD80B580214900DB
|
||||||
|
S31508000B90044800F06AF801BDC4050020B805002025
|
||||||
|
S31508000BA0C70500200008004870B50022002300246D
|
||||||
|
S31508000BB000252A0046E0012393400C681C409C420D
|
||||||
|
S31508000BC03FD10B79012B02D00B79022B19D18368FF
|
||||||
|
S31508000BD00324150002267543AC40A343836083684B
|
||||||
|
S31508000BE04C79150002267543AC401C438460838803
|
||||||
|
S31508000BF001249440A343838083888C7994401C43C2
|
||||||
|
S31508000C00848003680324150002267543AC40A34379
|
||||||
|
S31508000C10036003680C79150002267543AC401C4333
|
||||||
|
S31508000C200460C3680324150002267543AC40A34339
|
||||||
|
S31508000C30C360C368CC79150002267543AC401C43D3
|
||||||
|
S31508000C40C460521C102AB6D370BD00B5020000203D
|
||||||
|
S31508000C50128A89B21140002901D0012000E0002043
|
||||||
|
S31508000C60C0B200BD89B28161704701857047F0B492
|
||||||
|
S31508000C70140000220023E4B20D006D076D0F042650
|
||||||
|
S31508000C807543AC40220089B20C00E41004256C437D
|
||||||
|
S31508000C90051989B20C00E410042674430419266A5F
|
||||||
|
S31508000CA00F27BC460C006407640F04277C4367467D
|
||||||
|
S31508000CB0A740BE432E6289B20C00E41004256C439B
|
||||||
|
S31508000CC00419246A2243130089B2C9100422514325
|
||||||
|
S31508000CD040180362F0BC7047C54800210170C4483B
|
||||||
|
S31508000CE000218164B54800210170B54800210180C2
|
||||||
|
S31508000CF0BF4800218170BE4800214170704700B589
|
||||||
|
S31508000D00BB480078002801D1002000E0012000BD82
|
||||||
|
S31508000D10AA4800210170704780B50178FF2917D1CC
|
||||||
|
S31508000D2000F087F8A5480078012802D1102000F0C5
|
||||||
|
S31508000D3077F84420AE49085E012808DB9F48012160
|
||||||
|
S31508000D4001704420AA49095EB84800F052F801BD6E
|
||||||
|
S31508000D50A749097801294BD10178C92932D0CC296C
|
||||||
|
S31508000D603FD0CF293AD0D0292FD0D12933D0D22974
|
||||||
|
S31508000D702ED0F32917D0F4290FD0F5290AD0F62951
|
||||||
|
S31508000D800ED0FA2912D0FC2913D0FD2914D0FE2939
|
||||||
|
S31508000D9015D029E000F0CCF8C4E700F0EAF8C1E77E
|
||||||
|
S31508000DA000F0BCF8BEE700F00DF9BBE700F09EF8CE
|
||||||
|
S31508000DB0B8E700F095F8B5E700F07BF8B2E700F081
|
||||||
|
S31508000DC06AF8AFE700F034F9ACE700F053F9A9E7A1
|
||||||
|
S31508000DD000F010F9A6E700F07EF9A3E700F08EF917
|
||||||
|
S31508000DE0A0E700F0A1F99DE7202000F019F899E79F
|
||||||
|
S31508000DF0ADE780B589B2FFF704FD01BD10B5002344
|
||||||
|
S31508000E0002E004781B19401C0C00611E002CF8D166
|
||||||
|
S31508000E10DBB21360012010BD754800214170704790
|
||||||
|
S31508000E207349FE22CA707249087165480221018019
|
||||||
|
S31508000E30704710B50400FFF7EFFF6D4801210170F8
|
||||||
|
S31508000E406B48FF21C1706A48002101716848007922
|
||||||
|
S31508000E5010210143664801716548002141716448C3
|
||||||
|
S31508000E60634949794171FFF7D7FC61498871FFF7F2
|
||||||
|
S31508000E70E9FC5F49C871FFF7E5FC80B2000A5C49E6
|
||||||
|
S31508000E8008725B48012141725948012181724C4818
|
||||||
|
S31508000E900821018010BD10B50400554800210170D5
|
||||||
|
S31508000EA0FFF7BAFF5248FF21C1704548012101806A
|
||||||
|
S31508000EB010BD4F49FF22CA704D4900220A714C499C
|
||||||
|
S31508000EC04B4A52784A714A4900228A714849002297
|
||||||
|
S31508000ED0CA71474900220A72394906220A807047B0
|
||||||
|
S31508000EE010B504000020FFF79BFF10BD4049FF2204
|
||||||
|
S31508000EF0CA703F49874A8A643D4900220A713C49BB
|
||||||
|
S31508000F0000224A713A4900228A7139490722C91CC6
|
||||||
|
S31508000F104A60C91E2A4908220A8070473449FF22B6
|
||||||
|
S31508000F20CA703349406888642548012101807047A2
|
||||||
|
S31508000F3010B50400FFF770FC401E6178884203DA9A
|
||||||
|
S31508000F402220FFF76DFF13E0627892B22848816C81
|
||||||
|
S31508000F507148FFF73EFB2648FF21C1702448806C84
|
||||||
|
S31508000F6061784018224988646078401C14490880D2
|
||||||
|
S31508000F7010BD10B50400FFF74FFC401E617888428B
|
||||||
|
S31508000F8003DA2220FFF74CFF16E0194861688164EE
|
||||||
|
S31508000F90627892B21648816C5F48FFF71AFB1448CC
|
||||||
|
S31508000FA0FF21C1701248806C617840181049886426
|
||||||
|
S31508000FB06078401C0249088010BD00001F0500200B
|
||||||
|
S31508000FC02005002080B50A49FF22CA70534A4168A5
|
||||||
|
S31508000FD00748806CFFF712FF05490871044800218D
|
||||||
|
S31508000FE041710348002181714D480821018001BDE6
|
||||||
|
S31508000FF0DC04002010B504004A48FF21C1704948A6
|
||||||
|
S3150800100000210171474800214171FFF705FC454958
|
||||||
|
S31508001010887144480021C171424800210172414843
|
||||||
|
S31508001020002141723E480721018010BDDF040020DF
|
||||||
|
S3150800103010B50400FFF7F0FB641C220080B2411EC5
|
||||||
|
S315080010403848806CFFF795FB002803D13120FFF75D
|
||||||
|
S31508001050E7FE0EE03348FF21C170FFF7DDFB31499B
|
||||||
|
S31508001060896C80B2401E08182E4988642C480121D4
|
||||||
|
S31508001070018010BD10B50400FFF7CEFB801E617815
|
||||||
|
S31508001080884203DA2220FFF7CBFE23E02548FF211A
|
||||||
|
S31508001090C1702348012101806078002807D1FFF735
|
||||||
|
S315080010A078FB002802D13120FFF7BAFE12E02200B1
|
||||||
|
S315080010B0921C61781B48806CFFF75BFB002803D104
|
||||||
|
S315080010C03120FFF7ADFE05E01648806C61784018C0
|
||||||
|
S315080010D01449886410BD80B541681248806CFFF7D2
|
||||||
|
S315080010E04CFB002803D13120FFF79AFE05E00D4896
|
||||||
|
S315080010F0FF21C1700A480121018001BD10B5040015
|
||||||
|
S31508001100FFF745FA0748FF21C1700548012101800C
|
||||||
|
S3150800111010BD000040180008E0040020E304002089
|
||||||
|
S3150800112020050020DC04002080B53120FFF778FE7A
|
||||||
|
S3150800113001BD38B4012100220368001D002B0BD025
|
||||||
|
S315080011400468001D0C4202D04D466D1E64192260CB
|
||||||
|
S31508001150241D1B1FF0D0FAE732BC704700B587B0D4
|
||||||
|
S31508001160E12000020090002001900020029000205B
|
||||||
|
S315080011700390002005900C2004906946534800F01F
|
||||||
|
S31508001180B3F880214901514800F032F901214F484E
|
||||||
|
S3150800119000F00CF907B000BD70B506000C00E4B20B
|
||||||
|
S315080011A0412C03DB84214A4800F038F92000C0B2FC
|
||||||
|
S315080011B000F074F8C0B2012803D08821444800F032
|
||||||
|
S315080011C02DF900250DE0FFF719FAADB2705D00F0B4
|
||||||
|
S315080011D065F8C0B2012803D091213D4800F01EF9F8
|
||||||
|
S315080011E06D1C2000C0B2ADB280B28542EBD370BD93
|
||||||
|
S315080011F010B5040037480078002813D1364800F0A7
|
||||||
|
S315080012003DF8012838D134480078002834D0FFF753
|
||||||
|
S3150800121056FB324908603248002101702D480121E9
|
||||||
|
S31508001220017029E02E4800782B490818401C00F068
|
||||||
|
S3150800123025F8012816D12A480078401C2849087044
|
||||||
|
S315080012402748007824490978884215D12448027825
|
||||||
|
S3150800125092B224492000FFF7BCF91E48002101700C
|
||||||
|
S3150800126001200AE0FFF72BFB1C490968643181421B
|
||||||
|
S3150800127002D2184800210170002010BD10B50400E4
|
||||||
|
S315080012802021124800F0BEF8012805D10F4800F0C9
|
||||||
|
S31508001290A3F82070012000E0002010BD10B504005E
|
||||||
|
S315080012A080210A4800F0AEF8002801D100200CE0A1
|
||||||
|
S315080012B0E4B2210089B2054800F08AF88021034883
|
||||||
|
S315080012C000F0A0F80028F9D0012010BD0044004025
|
||||||
|
S315080012D01C170008C905002028050020C0050020A5
|
||||||
|
S315080012E0C805002029050020F0B589B005000F00C3
|
||||||
|
S315080012F00024002600212868012290432860686897
|
||||||
|
S3150800130001000800364901400800B96801436960D0
|
||||||
|
S3150800131029680800334901400B007868FA680243D7
|
||||||
|
S315080013203969114319432960A96808002E49014003
|
||||||
|
S31508001330080079690143A9606846FFF7D1FA22488F
|
||||||
|
S31508001340854201D1069E05E02048854201D1079EC7
|
||||||
|
S3150800135000E0029E286800040CD502207043396814
|
||||||
|
S31508001360FFF7FEF804000220464330003968FFF70D
|
||||||
|
S31508001370F7F808E030003968FFF7F2F804003000A3
|
||||||
|
S315080013803968FFF7EDF838684008814200D3641CD5
|
||||||
|
S315080013902868000407D5200040084107490F13486C
|
||||||
|
S315080013A020400C000443AC8109B0F0BD00B5C9B2B9
|
||||||
|
S315080013B0002904D0016801220A43026003E001689B
|
||||||
|
S315080013C001229143016000BD0038014000440040FD
|
||||||
|
S315080013D0C905C90D01857047808CC005C00D7047C9
|
||||||
|
S315080013E0FFCFFFFFF3E9FFFFFFFCFFFFF0FF000061
|
||||||
|
S315080013F08268034B1340836082681143816070479B
|
||||||
|
S31508001400FFEFFFFF00B502000020D2691140002956
|
||||||
|
S3150800141001D0012000E00020C0B200BD80B5034A1B
|
||||||
|
S31508001420106003480160FFF7E9F8FCE7AC05002007
|
||||||
|
S31508001430B005002080B536480068012101433448CC
|
||||||
|
S315080014400160344800683449014032480160304838
|
||||||
|
S315080014500068324901402E4801602D48006830492D
|
||||||
|
S3150800146001402B4801602B4800682E490140294855
|
||||||
|
S3150800147001602D4800680F2188432B4908602B48D6
|
||||||
|
S3150800148000682B490140294801602A480068012163
|
||||||
|
S3150800149088432849086028480021016000F001F8BF
|
||||||
|
S315080014A001BD00B52548112101601A481949096886
|
||||||
|
S315080014B001601848174909680160164800682049FC
|
||||||
|
S315080014C001401448016013480068A02189030143BC
|
||||||
|
S315080014D0104801600E4800688021490401430C4801
|
||||||
|
S315080014E001600B4800688001FBD50A4800680321A3
|
||||||
|
S315080014F088430849086007480068022101430548EF
|
||||||
|
S315080015000160044800680C2101400829F9D100BD92
|
||||||
|
S3150800151000100240041002400CB8FFF8FFFFF6FE68
|
||||||
|
S31508001520FFFFFBFFFFFFC0FF2C10024030100240F8
|
||||||
|
S31508001530ACFEFFFF341002400810024000200240B3
|
||||||
|
S31508001540FF7FC0FF80B500F005F800F05BF800F0FB
|
||||||
|
S3150800155065F8FCE700B583B0012180200003FFF79A
|
||||||
|
S3150800156097FA012180208002FFF7B6FA0121802030
|
||||||
|
S315080015708002FFF78DFA802040000090684601211E
|
||||||
|
S3150800158001716846002181716846032141716846E8
|
||||||
|
S315080015900021C17169461A48FFF706FB80214900F8
|
||||||
|
S315080015A01748FFF762FB684600210171684600216B
|
||||||
|
S315080015B0C1710120009069469020C005FFF7F4FA32
|
||||||
|
S315080015C0012202219020C005FFF751FB01220321C9
|
||||||
|
S315080015D09020C005FFF74BFB0C20009068460321BE
|
||||||
|
S315080015E04171684602210171684600218171684689
|
||||||
|
S315080015F00121C17169469020C005FFF7D5FA07BDDC
|
||||||
|
S315080016000008004880B5FEF7F5FFFFF739F9FFF740
|
||||||
|
S31508001610ACF8FFF7DFF800F00BF801BD80B5FEF770
|
||||||
|
S31508001620EDFFFFF741F9FFF7DEF800F00CF801BD12
|
||||||
|
S3150800163080B5114801210170FFF741F90F4908608B
|
||||||
|
S3150800164000F001F801BD80B5FFF716F9012811D0A1
|
||||||
|
S315080016500948007801280DD1FFF731F907490968CB
|
||||||
|
S31508001660FA2252008918884204D3034800210170DF
|
||||||
|
S31508001670FEF78DFF01BD0000C6050020B405002059
|
||||||
|
S3150800168000200008000800000400000000280008E8
|
||||||
|
S3150800169000080000050000000030000800080000EF
|
||||||
|
S315080016A006000000003800080008000007000000D7
|
||||||
|
S315080016B00040000800080000080000000048000874
|
||||||
|
S315080016C0000800000900000000500008000800009B
|
||||||
|
S315080016D00A00000000580008000800000B0000007F
|
||||||
|
S315080016E000600008000800000C0000000068000800
|
||||||
|
S315080016F0000800000D000000007000080008000047
|
||||||
|
S315080017000E00000000780008000800000F00000026
|
||||||
|
S31508001710008000080080000010000000433A5C5773
|
||||||
|
S315080017206F726B5C736F6674776172655C4F706518
|
||||||
|
S315080017306E424C545C5461726765745C536F757283
|
||||||
|
S3150800174063655C41524D434D305F53544D33325CB3
|
||||||
|
S31508001750756172742E63000038B401210268001D99
|
||||||
|
S31508001760002A0FD00368C318446808300C4202D018
|
||||||
|
S315080017704D466D1E64191D6825601B1D241D121F0C
|
||||||
|
S31508001780ECD0F8E732BC704710B5074979441831F0
|
||||||
|
S31508001790064C7C44163404E0081D0A6889188847F4
|
||||||
|
S315080017A00100A142F8D110BD080000002800000081
|
||||||
|
S315080017B083F9FFFFF8040000D400002000000000B1
|
||||||
|
S315080017C099FFFFFF14000000C0000000C0000020C1
|
||||||
|
S315080017D00000000072B60348854603488047034860
|
||||||
|
S315080017E000470000D0090020351400083518000805
|
||||||
|
S315080017F000F009F8002801D0FFF7C6FF0020FFF720
|
||||||
|
S31508001800A1FE00F002F80120704780B500F002F84A
|
||||||
|
S3150800181001BDFEE70746384600F002F8FBE7FEE79B
|
||||||
|
S3150800182080B5C046C046024A11001820ABBEFBE789
|
||||||
|
S3150800183026000200C046C046C046C046FFF7D8FF8D
|
||||||
|
S315080018404F70656E424C5400FEE7FEE7FEE7FEE782
|
||||||
|
S31508001850FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE752
|
||||||
|
S31508001860FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE742
|
||||||
|
S31508001870FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE732
|
||||||
|
S31508001880FEE7FEE7FEE7FEE70000000001020304AC
|
||||||
|
S3110800189001020304060708090400000012
|
||||||
|
S70508001835A5
|
||||||
|
|
@ -0,0 +1,153 @@
|
||||||
|
/************************************************************************************//**
|
||||||
|
* \file Demo\ARMCM0_STM32_Discovery_STM32F051_IAR\Boot\blt_conf.h
|
||||||
|
* \brief Bootloader configuration header file.
|
||||||
|
* \ingroup Boot_ARMCM0_STM32_Discovery_STM32F051_IAR
|
||||||
|
* \internal
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* C O P Y R I G H T
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* Copyright (c) 2016 by Feaser http://www.feaser.com All rights reserved
|
||||||
|
*
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* L I C E N S E
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* This file is part of OpenBLT. OpenBLT is free software: you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as published by the Free
|
||||||
|
* Software Foundation, either version 3 of the License, or (at your option) any later
|
||||||
|
* version.
|
||||||
|
*
|
||||||
|
* OpenBLT is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
|
||||||
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
||||||
|
* PURPOSE. See the GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License along with OpenBLT.
|
||||||
|
* If not, see <http://www.gnu.org/licenses/>.
|
||||||
|
*
|
||||||
|
* A special exception to the GPL is included to allow you to distribute a combined work
|
||||||
|
* that includes OpenBLT without being obliged to provide the source code for any
|
||||||
|
* proprietary components. The exception text is included at the bottom of the license
|
||||||
|
* file <license.html>.
|
||||||
|
*
|
||||||
|
* \endinternal
|
||||||
|
****************************************************************************************/
|
||||||
|
#ifndef BLT_CONF_H
|
||||||
|
#define BLT_CONF_H
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* C P U D R I V E R C O N F I G U R A T I O N
|
||||||
|
****************************************************************************************/
|
||||||
|
/* To properly initialize the baudrate clocks of the communication interface, typically
|
||||||
|
* the speed of the crystal oscillator and/or the speed at which the system runs is
|
||||||
|
* needed. Set these through configurables BOOT_CPU_XTAL_SPEED_KHZ and
|
||||||
|
* BOOT_CPU_SYSTEM_SPEED_KHZ, respectively. To enable data exchange with the host that is
|
||||||
|
* not dependent on the targets architecture, the byte ordering needs to be known.
|
||||||
|
* Setting BOOT_CPU_BYTE_ORDER_MOTOROLA to 1 selects little endian mode and 0 selects
|
||||||
|
* big endian mode.
|
||||||
|
*
|
||||||
|
* Set BOOT_CPU_USER_PROGRAM_START_HOOK to 1 if you would like a hook function to be
|
||||||
|
* called the moment the user program is about to be started. This could be used to
|
||||||
|
* de-initialize application specific parts, for example to stop blinking an LED, etc.
|
||||||
|
*/
|
||||||
|
/** \brief Frequency of the external crystal oscillator. */
|
||||||
|
#define BOOT_CPU_XTAL_SPEED_KHZ (8000)
|
||||||
|
/** \brief Desired system speed. */
|
||||||
|
#define BOOT_CPU_SYSTEM_SPEED_KHZ (48000)
|
||||||
|
/** \brief Motorola or Intel style byte ordering. */
|
||||||
|
#define BOOT_CPU_BYTE_ORDER_MOTOROLA (0)
|
||||||
|
/** \brief Enable/disable hook function call right before user program start. */
|
||||||
|
#define BOOT_CPU_USER_PROGRAM_START_HOOK (1)
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* C O M M U N I C A T I O N I N T E R F A C E C O N F I G U R A T I O N
|
||||||
|
****************************************************************************************/
|
||||||
|
/* The UART communication interface is selected by setting the BOOT_COM_UART_ENABLE
|
||||||
|
* configurable to 1. Configurable BOOT_COM_UART_BAUDRATE selects the communication speed
|
||||||
|
* in bits/second. The maximum amount of data bytes in a message for data transmission
|
||||||
|
* and reception is set through BOOT_COM_UART_TX_MAX_DATA and BOOT_COM_UART_RX_MAX_DATA,
|
||||||
|
* respectively. It is common for a microcontroller to have more than 1 UART interface
|
||||||
|
* on board. The zero-based BOOT_COM_UART_CHANNEL_INDEX selects the UART interface.
|
||||||
|
*
|
||||||
|
*/
|
||||||
|
/** \brief Enable/disable UART transport layer. */
|
||||||
|
#define BOOT_COM_UART_ENABLE (1)
|
||||||
|
/** \brief Configure the desired communication speed. */
|
||||||
|
#define BOOT_COM_UART_BAUDRATE (57600)
|
||||||
|
/** \brief Configure number of bytes in the target->host data packet. */
|
||||||
|
#define BOOT_COM_UART_TX_MAX_DATA (64)
|
||||||
|
/** \brief Configure number of bytes in the host->target data packet. */
|
||||||
|
#define BOOT_COM_UART_RX_MAX_DATA (64)
|
||||||
|
/** \brief Select the desired UART peripheral as a zero based index. */
|
||||||
|
#define BOOT_COM_UART_CHANNEL_INDEX (1)
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* B A C K D O O R E N T R Y C O N F I G U R A T I O N
|
||||||
|
****************************************************************************************/
|
||||||
|
/* It is possible to implement an application specific method to force the bootloader to
|
||||||
|
* stay active after a reset. Such a backdoor entry into the bootloader is desired in
|
||||||
|
* situations where the user program does not run properly and therefore cannot
|
||||||
|
* reactivate the bootloader. By enabling these hook functions, the application can
|
||||||
|
* implement the backdoor, which overrides the default backdoor entry that is programmed
|
||||||
|
* into the bootloader. When desired for security purposes, these hook functions can
|
||||||
|
* also be implemented in a way that disables the backdoor entry altogether.
|
||||||
|
*/
|
||||||
|
/** \brief Enable/disable the backdoor override hook functions. */
|
||||||
|
#define BOOT_BACKDOOR_HOOKS_ENABLE (0)
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* N O N - V O L A T I L E M E M O R Y D R I V E R C O N F I G U R A T I O N
|
||||||
|
****************************************************************************************/
|
||||||
|
/* The NVM driver typically supports erase and program operations of the internal memory
|
||||||
|
* present on the microcontroller. Through these hook functions the NVM driver can be
|
||||||
|
* extended to support additional memory types such as external flash memory and serial
|
||||||
|
* eeproms. The size of the internal memory in kilobytes is specified with configurable
|
||||||
|
* BOOT_NVM_SIZE_KB. If desired the internal checksum writing and verification method can
|
||||||
|
* be overridden with a application specific method by enabling configuration switch
|
||||||
|
* BOOT_NVM_CHECKSUM_HOOKS_ENABLE.
|
||||||
|
*/
|
||||||
|
/** \brief Enable/disable the NVM hook function for supporting additional memory devices. */
|
||||||
|
#define BOOT_NVM_HOOKS_ENABLE (0)
|
||||||
|
/** \brief Configure the size of the default memory device (typically flash EEPROM). */
|
||||||
|
#define BOOT_NVM_SIZE_KB (64)
|
||||||
|
/** \brief Enable/disable hooks functions to override the user program checksum handling. */
|
||||||
|
#define BOOT_NVM_CHECKSUM_HOOKS_ENABLE (0)
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* W A T C H D O G D R I V E R C O N F I G U R A T I O N
|
||||||
|
****************************************************************************************/
|
||||||
|
/* The COP driver cannot be configured internally in the bootloader, because its use
|
||||||
|
* and configuration is application specific. The bootloader does need to service the
|
||||||
|
* watchdog in case it is used. When the application requires the use of a watchdog,
|
||||||
|
* set BOOT_COP_HOOKS_ENABLE to be able to initialize and service the watchdog through
|
||||||
|
* hook functions.
|
||||||
|
*/
|
||||||
|
/** \brief Enable/disable the hook functions for controlling the watchdog. */
|
||||||
|
#define BOOT_COP_HOOKS_ENABLE (1)
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* S E E D / K E Y S E C U R I T Y C O N F I G U R A T I O N
|
||||||
|
****************************************************************************************/
|
||||||
|
/* A security mechanism can be enabled in the bootloader's XCP module by setting configu-
|
||||||
|
* rable BOOT_XCP_SEED_KEY_ENABLE to 1. Before any memory erase or programming
|
||||||
|
* operations can be performed, access to this resource need to be unlocked.
|
||||||
|
* In the Microboot settings on tab "XCP Protection" you need to specify a DLL that
|
||||||
|
* implements the unlocking algorithm. The demo programs are configured for the (simple)
|
||||||
|
* algorithm in "FeaserKey.dll". The source code for this DLL is available so it can be
|
||||||
|
* customized to your needs.
|
||||||
|
* During the unlock sequence, Microboot requests a seed from the bootloader, which is in
|
||||||
|
* the format of a byte array. Using this seed the unlock algorithm in the DLL computes
|
||||||
|
* a key, which is also a byte array, and sends this back to the bootloader. The
|
||||||
|
* bootloader then verifies this key to determine if programming and erase operations are
|
||||||
|
* permitted.
|
||||||
|
* After enabling this feature the hook functions XcpGetSeedHook() and XcpVerifyKeyHook()
|
||||||
|
* are called by the bootloader to obtain the seed and to verify the key, respectively.
|
||||||
|
*/
|
||||||
|
#define BOOT_XCP_SEED_KEY_ENABLE (0)
|
||||||
|
|
||||||
|
|
||||||
|
#endif /* BLT_CONF_H */
|
||||||
|
/*********************************** end of blt_conf.h *********************************/
|
||||||
|
|
@ -0,0 +1,7 @@
|
||||||
|
/**
|
||||||
|
\defgroup Boot_ARMCM0_STM32_Discovery_STM32F051_IAR Bootloader
|
||||||
|
\brief Bootloader.
|
||||||
|
\ingroup ARMCM0_STM32_Discovery_STM32F051_IAR
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
|
@ -0,0 +1,299 @@
|
||||||
|
/************************************************************************************//**
|
||||||
|
* \file Demo\ARMCM0_STM32_Discovery_STM32F051_IAR\Boot\hooks.c
|
||||||
|
* \brief Bootloader callback source file.
|
||||||
|
* \ingroup Boot_ARMCM0_STM32_Discovery_STM32F051_IAR
|
||||||
|
* \internal
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* C O P Y R I G H T
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* Copyright (c) 2016 by Feaser http://www.feaser.com All rights reserved
|
||||||
|
*
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* L I C E N S E
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* This file is part of OpenBLT. OpenBLT is free software: you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as published by the Free
|
||||||
|
* Software Foundation, either version 3 of the License, or (at your option) any later
|
||||||
|
* version.
|
||||||
|
*
|
||||||
|
* OpenBLT is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
|
||||||
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
||||||
|
* PURPOSE. See the GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License along with OpenBLT.
|
||||||
|
* If not, see <http://www.gnu.org/licenses/>.
|
||||||
|
*
|
||||||
|
* A special exception to the GPL is included to allow you to distribute a combined work
|
||||||
|
* that includes OpenBLT without being obliged to provide the source code for any
|
||||||
|
* proprietary components. The exception text is included at the bottom of the license
|
||||||
|
* file <license.html>.
|
||||||
|
*
|
||||||
|
* \endinternal
|
||||||
|
****************************************************************************************/
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Include files
|
||||||
|
****************************************************************************************/
|
||||||
|
#include "boot.h" /* bootloader generic header */
|
||||||
|
#include "led.h" /* LED driver header */
|
||||||
|
#include "stm32f0xx.h" /* for STM32F0 registers and drivers */
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* B A C K D O O R E N T R Y H O O K F U N C T I O N S
|
||||||
|
****************************************************************************************/
|
||||||
|
|
||||||
|
#if (BOOT_BACKDOOR_HOOKS_ENABLE > 0)
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Initializes the backdoor entry option.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void BackDoorInitHook(void)
|
||||||
|
{
|
||||||
|
} /*** end of BackDoorInitHook ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Checks if a backdoor entry is requested.
|
||||||
|
** \return BLT_TRUE if the backdoor entry is requested, BLT_FALSE otherwise.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
blt_bool BackDoorEntryHook(void)
|
||||||
|
{
|
||||||
|
/* default implementation always activates the bootloader after a reset */
|
||||||
|
return BLT_TRUE;
|
||||||
|
} /*** end of BackDoorEntryHook ***/
|
||||||
|
#endif /* BOOT_BACKDOOR_HOOKS_ENABLE > 0 */
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* C P U D R I V E R H O O K F U N C T I O N S
|
||||||
|
****************************************************************************************/
|
||||||
|
|
||||||
|
#if (BOOT_CPU_USER_PROGRAM_START_HOOK > 0)
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Callback that gets called when the bootloader is about to exit and
|
||||||
|
** hand over control to the user program. This is the last moment that
|
||||||
|
** some final checking can be performed and if necessary prevent the
|
||||||
|
** bootloader from activiting the user program.
|
||||||
|
** \return BLT_TRUE if it is okay to start the user program, BLT_FALSE to keep
|
||||||
|
** keep the bootloader active.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
blt_bool CpuUserProgramStartHook(void)
|
||||||
|
{
|
||||||
|
/* clean up the LED driver */
|
||||||
|
LedBlinkExit();
|
||||||
|
/* additional and optional backdoor entry through the pushbutton on the board. to
|
||||||
|
* force the bootloader to stay active after reset, keep it pressed during reset.
|
||||||
|
*/
|
||||||
|
if (GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0) == Bit_SET)
|
||||||
|
{
|
||||||
|
/* pushbutton pressed, so do not start the user program and keep the
|
||||||
|
* bootloader active instead.
|
||||||
|
*/
|
||||||
|
return BLT_FALSE;
|
||||||
|
}
|
||||||
|
/* okay to start the user program.*/
|
||||||
|
return BLT_TRUE;
|
||||||
|
} /*** end of CpuUserProgramStartHook ***/
|
||||||
|
#endif /* BOOT_CPU_USER_PROGRAM_START_HOOK > 0 */
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* W A T C H D O G D R I V E R H O O K F U N C T I O N S
|
||||||
|
****************************************************************************************/
|
||||||
|
|
||||||
|
#if (BOOT_COP_HOOKS_ENABLE > 0)
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Callback that gets called at the end of the internal COP driver
|
||||||
|
** initialization routine. It can be used to configure and enable the
|
||||||
|
** watchdog.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void CopInitHook(void)
|
||||||
|
{
|
||||||
|
/* this function is called upon initialization. might as well use it to initialize
|
||||||
|
* the LED driver. It is kind of a visual watchdog anyways.
|
||||||
|
*/
|
||||||
|
LedBlinkInit(100);
|
||||||
|
} /*** end of CopInitHook ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Callback that gets called at the end of the internal COP driver
|
||||||
|
** service routine. This gets called upon initialization and during
|
||||||
|
** potential long lasting loops and routine. It can be used to service
|
||||||
|
** the watchdog to prevent a watchdog reset.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void CopServiceHook(void)
|
||||||
|
{
|
||||||
|
/* run the LED blink task. this is a better place to do it than in the main() program
|
||||||
|
* loop. certain operations such as flash erase can take a long time, which would cause
|
||||||
|
* a blink interval to be skipped. this function is also called during such operations,
|
||||||
|
* so no blink intervals will be skipped when calling the LED blink task here.
|
||||||
|
*/
|
||||||
|
LedBlinkTask();
|
||||||
|
} /*** end of CopServiceHook ***/
|
||||||
|
#endif /* BOOT_COP_HOOKS_ENABLE > 0 */
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* N O N - V O L A T I L E M E M O R Y D R I V E R H O O K F U N C T I O N S
|
||||||
|
****************************************************************************************/
|
||||||
|
|
||||||
|
#if (BOOT_NVM_HOOKS_ENABLE > 0)
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Callback that gets called at the start of the internal NVM driver
|
||||||
|
** initialization routine.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void NvmInitHook(void)
|
||||||
|
{
|
||||||
|
} /*** end of NvmInitHook ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Callback that gets called at the start of the NVM driver write
|
||||||
|
** routine. It allows additional memory to be operated on. If the address
|
||||||
|
** is not within the range of the additional memory, then
|
||||||
|
** BLT_NVM_NOT_IN_RANGE must be returned to indicate that the data hasn't
|
||||||
|
** been written yet.
|
||||||
|
** \param addr Start address.
|
||||||
|
** \param len Length in bytes.
|
||||||
|
** \param data Pointer to the data buffer.
|
||||||
|
** \return BLT_NVM_OKAY if successful, BLT_NVM_NOT_IN_RANGE if the address is
|
||||||
|
** not within the supported memory range, or BLT_NVM_ERROR is the write
|
||||||
|
** operation failed.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
blt_int8u NvmWriteHook(blt_addr addr, blt_int32u len, blt_int8u *data)
|
||||||
|
{
|
||||||
|
return BLT_NVM_NOT_IN_RANGE;
|
||||||
|
} /*** end of NvmWriteHook ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Callback that gets called at the start of the NVM driver erase
|
||||||
|
** routine. It allows additional memory to be operated on. If the address
|
||||||
|
** is not within the range of the additional memory, then
|
||||||
|
** BLT_NVM_NOT_IN_RANGE must be returned to indicate that the memory
|
||||||
|
** hasn't been erased yet.
|
||||||
|
** \param addr Start address.
|
||||||
|
** \param len Length in bytes.
|
||||||
|
** \return BLT_NVM_OKAY if successful, BLT_NVM_NOT_IN_RANGE if the address is
|
||||||
|
** not within the supported memory range, or BLT_NVM_ERROR is the erase
|
||||||
|
** operation failed.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
blt_int8u NvmEraseHook(blt_addr addr, blt_int32u len)
|
||||||
|
{
|
||||||
|
return BLT_NVM_NOT_IN_RANGE;
|
||||||
|
} /*** end of NvmEraseHook ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Callback that gets called at the end of the NVM programming session.
|
||||||
|
** \return BLT_TRUE is successful, BLT_FALSE otherwise.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
blt_bool NvmDoneHook(void)
|
||||||
|
{
|
||||||
|
return BLT_TRUE;
|
||||||
|
} /*** end of NvmDoneHook ***/
|
||||||
|
#endif /* BOOT_NVM_HOOKS_ENABLE > 0 */
|
||||||
|
|
||||||
|
|
||||||
|
#if (BOOT_NVM_CHECKSUM_HOOKS_ENABLE > 0)
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Verifies the checksum, which indicates that a valid user program is
|
||||||
|
** present and can be started.
|
||||||
|
** \return BLT_TRUE if successful, BLT_FALSE otherwise.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
blt_bool NvmVerifyChecksumHook(void)
|
||||||
|
{
|
||||||
|
return BLT_TRUE;
|
||||||
|
} /*** end of NvmVerifyChecksum ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Writes a checksum of the user program to non-volatile memory. This is
|
||||||
|
** performed once the entire user program has been programmed. Through
|
||||||
|
** the checksum, the bootloader can check if a valid user programming is
|
||||||
|
** present and can be started.
|
||||||
|
** \return BLT_TRUE if successful, BLT_FALSE otherwise.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
blt_bool NvmWriteChecksumHook(void)
|
||||||
|
{
|
||||||
|
return BLT_TRUE;
|
||||||
|
}
|
||||||
|
#endif /* BOOT_NVM_CHECKSUM_HOOKS_ENABLE > 0 */
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* S E E D / K E Y S E C U R I T Y H O O K F U N C T I O N S
|
||||||
|
****************************************************************************************/
|
||||||
|
|
||||||
|
#if (BOOT_XCP_SEED_KEY_ENABLE > 0)
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Provides a seed to the XCP master that will be used for the key
|
||||||
|
** generation when the master attempts to unlock the specified resource.
|
||||||
|
** Called by the GET_SEED command.
|
||||||
|
** \param resource Resource that the seed if requested for (XCP_RES_XXX).
|
||||||
|
** \param seed Pointer to byte buffer wher the seed will be stored.
|
||||||
|
** \return Length of the seed in bytes.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
blt_int8u XcpGetSeedHook(blt_int8u resource, blt_int8u *seed)
|
||||||
|
{
|
||||||
|
/* request seed for unlocking ProGraMming resource */
|
||||||
|
if ((resource & XCP_RES_PGM) != 0)
|
||||||
|
{
|
||||||
|
seed[0] = 0x55;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* return seed length */
|
||||||
|
return 1;
|
||||||
|
} /*** end of XcpGetSeedHook ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Called by the UNLOCK command and checks if the key to unlock the
|
||||||
|
** specified resource was correct. If so, then the resource protection
|
||||||
|
** will be removed.
|
||||||
|
** \param resource resource to unlock (XCP_RES_XXX).
|
||||||
|
** \param key pointer to the byte buffer holding the key.
|
||||||
|
** \param len length of the key in bytes.
|
||||||
|
** \return 1 if the key was correct, 0 otherwise.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
blt_int8u XcpVerifyKeyHook(blt_int8u resource, blt_int8u *key, blt_int8u len)
|
||||||
|
{
|
||||||
|
/* suppress compiler warning for unused parameter */
|
||||||
|
len = len;
|
||||||
|
|
||||||
|
/* the example key algorithm in "FeaserKey.dll" works as follows:
|
||||||
|
* - PGM will be unlocked if key = seed - 1
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* check key for unlocking ProGraMming resource */
|
||||||
|
if ((resource == XCP_RES_PGM) && (key[0] == (0x55-1)))
|
||||||
|
{
|
||||||
|
/* correct key received for unlocking PGM resource */
|
||||||
|
return 1;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* still here so key incorrect */
|
||||||
|
return 0;
|
||||||
|
} /*** end of XcpVerifyKeyHook ***/
|
||||||
|
#endif /* BOOT_XCP_SEED_KEY_ENABLE > 0 */
|
||||||
|
|
||||||
|
|
||||||
|
/*********************************** end of hooks.c ************************************/
|
||||||
|
|
@ -0,0 +1,4 @@
|
||||||
|
Integrated Development Environment
|
||||||
|
----------------------------------
|
||||||
|
IAR Embedded Workbench for ARM v6.50 was used as the editor during the development of this software program. This directory contains
|
||||||
|
the Embedded Workbench project and worksapce files. More info is available at: http://www.iar.com/
|
||||||
|
|
@ -0,0 +1,24 @@
|
||||||
|
@REM This batch file has been generated by the IAR Embedded Workbench
|
||||||
|
@REM C-SPY Debugger, as an aid to preparing a command line for running
|
||||||
|
@REM the cspybat command line utility using the appropriate settings.
|
||||||
|
@REM
|
||||||
|
@REM Note that this file is generated every time a new debug session
|
||||||
|
@REM is initialized, so you may want to move or rename the file before
|
||||||
|
@REM making changes.
|
||||||
|
@REM
|
||||||
|
@REM You can launch cspybat by typing the name of this batch file followed
|
||||||
|
@REM by the name of the debug file (usually an ELF/DWARF or UBROF file).
|
||||||
|
@REM
|
||||||
|
@REM Read about available command line parameters in the C-SPY Debugging
|
||||||
|
@REM Guide. Hints about additional command line parameters that may be
|
||||||
|
@REM useful in specific cases:
|
||||||
|
@REM --download_only Downloads a code image without starting a debug
|
||||||
|
@REM session afterwards.
|
||||||
|
@REM --silent Omits the sign-on message.
|
||||||
|
@REM --timeout Limits the maximum allowed execution time.
|
||||||
|
@REM
|
||||||
|
|
||||||
|
|
||||||
|
"C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\common\bin\cspybat" "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\arm\bin\armproc.dll" "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\arm\bin\armstlink.dll" %1 --plugin "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\arm\bin\armbat.dll" --flash_loader "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\arm\config\flashloader\ST\FlashSTM32F051x8.board" --backend -B "--endian=little" "--cpu=Cortex-M0" "--fpu=None" "-p" "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\arm\CONFIG\debugger\ST\STM32F051x8.ddf" "--drv_verify_download" "--semihosting" "--device=STM32F051x8" "--stlink_interface=SWD" "--stlink_reset_strategy=0,0" "--drv_swo_clock_setup=72000000,0,2000000"
|
||||||
|
|
||||||
|
|
||||||
|
|
@ -0,0 +1,97 @@
|
||||||
|
<?xml version="1.0" encoding="iso-8859-1"?>
|
||||||
|
|
||||||
|
<Project>
|
||||||
|
<Desktop>
|
||||||
|
<Static>
|
||||||
|
<Debug-Log>
|
||||||
|
|
||||||
|
|
||||||
|
<ColumnWidth0>20</ColumnWidth0><ColumnWidth1>1861</ColumnWidth1></Debug-Log>
|
||||||
|
<Build>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<ColumnWidth0>20</ColumnWidth0><ColumnWidth1>1395</ColumnWidth1><ColumnWidth2>372</ColumnWidth2><ColumnWidth3>93</ColumnWidth3></Build>
|
||||||
|
<Workspace>
|
||||||
|
<ColumnWidths>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Column0>124</Column0><Column1>27</Column1><Column2>27</Column2><Column3>27</Column3></ColumnWidths>
|
||||||
|
</Workspace>
|
||||||
|
<Disassembly>
|
||||||
|
<col-names>
|
||||||
|
|
||||||
|
|
||||||
|
<item>Disassembly</item><item>_I0</item></col-names>
|
||||||
|
<col-widths>
|
||||||
|
|
||||||
|
|
||||||
|
<item>500</item><item>20</item></col-widths>
|
||||||
|
<DisasmHistory/>
|
||||||
|
|
||||||
|
|
||||||
|
<ShowCodeCoverage>1</ShowCodeCoverage><ShowInstrProfiling>1</ShowInstrProfiling></Disassembly>
|
||||||
|
<Register><PreferedWindows><Position>2</Position><ScreenPosX>0</ScreenPosX><ScreenPosY>0</ScreenPosY><Windows/></PreferedWindows></Register><Memory><PreferedWindows><Position>3</Position><ScreenPosX>0</ScreenPosX><ScreenPosY>0</ScreenPosY><Windows/></PreferedWindows><FindDirection>1</FindDirection><FindAsHex>0</FindAsHex></Memory></Static>
|
||||||
|
<Windows>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Wnd3>
|
||||||
|
<Tabs>
|
||||||
|
<Tab>
|
||||||
|
<Identity>TabID-10419-31860</Identity>
|
||||||
|
<TabName>Debug Log</TabName>
|
||||||
|
<Factory>Debug-Log</Factory>
|
||||||
|
<Session/>
|
||||||
|
</Tab>
|
||||||
|
<Tab>
|
||||||
|
<Identity>TabID-9896-31870</Identity>
|
||||||
|
<TabName>Build</TabName>
|
||||||
|
<Factory>Build</Factory>
|
||||||
|
<Session/>
|
||||||
|
</Tab>
|
||||||
|
</Tabs>
|
||||||
|
|
||||||
|
<SelectedTab>0</SelectedTab></Wnd3><Wnd4>
|
||||||
|
<Tabs>
|
||||||
|
<Tab>
|
||||||
|
<Identity>TabID-21167-31863</Identity>
|
||||||
|
<TabName>Workspace</TabName>
|
||||||
|
<Factory>Workspace</Factory>
|
||||||
|
<Session>
|
||||||
|
|
||||||
|
<NodeDict><ExpandedNode>stm32f0</ExpandedNode></NodeDict></Session>
|
||||||
|
</Tab>
|
||||||
|
</Tabs>
|
||||||
|
|
||||||
|
<SelectedTab>0</SelectedTab></Wnd4><Wnd5>
|
||||||
|
<Tabs>
|
||||||
|
<Tab>
|
||||||
|
<Identity>TabID-31916-31867</Identity>
|
||||||
|
<TabName>Disassembly</TabName>
|
||||||
|
<Factory>Disassembly</Factory>
|
||||||
|
<Session/>
|
||||||
|
</Tab>
|
||||||
|
</Tabs>
|
||||||
|
|
||||||
|
<SelectedTab>0</SelectedTab></Wnd5></Windows>
|
||||||
|
<Editor>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Pane><Tab><Factory>TextEditor</Factory><Filename>$WS_DIR$\..\main.c</Filename><XPos>0</XPos><YPos>0</YPos><SelStart>0</SelStart><SelEnd>0</SelEnd><XPos2>0</XPos2><YPos2>33</YPos2><SelStart2>2874</SelStart2><SelEnd2>2874</SelEnd2></Tab><ActiveTab>0</ActiveTab></Pane><ActivePane>0</ActivePane><Sizes><Pane><X>1000000</X><Y>1000000</Y></Pane></Sizes><SplitMode>1</SplitMode></Editor>
|
||||||
|
<Positions>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Top><Row0><Sizes><Toolbar-029dbc80><key>iaridepm.enu1</key></Toolbar-029dbc80></Sizes></Row0><Row1><Sizes><Toolbar-0d9b1f38><key>debuggergui.enu1</key></Toolbar-0d9b1f38></Sizes></Row1><Row2><Sizes><Toolbar-0d9b24b0><key>armstlink.enu1</key></Toolbar-0d9b24b0></Sizes></Row2></Top><Left><Row0><Sizes><Wnd4><Rect><Top>-2</Top><Left>-2</Left><Bottom>717</Bottom><Right>198</Right><x>-2</x><y>-2</y><xscreen>200</xscreen><yscreen>200</yscreen><sizeHorzCX>104167</sizeHorzCX><sizeHorzCY>198413</sizeHorzCY><sizeVertCX>104167</sizeVertCX><sizeVertCY>713294</sizeVertCY></Rect></Wnd4></Sizes></Row0></Left><Right><Row0><Sizes><Wnd5><Rect><Top>-2</Top><Left>-2</Left><Bottom>717</Bottom><Right>295</Right><x>-2</x><y>-2</y><xscreen>200</xscreen><yscreen>200</yscreen><sizeHorzCX>104167</sizeHorzCX><sizeHorzCY>198413</sizeHorzCY><sizeVertCX>154688</sizeVertCX><sizeVertCY>713294</sizeVertCY></Rect></Wnd5></Sizes></Row0></Right><Bottom><Row0><Sizes><Wnd3><Rect><Top>-2</Top><Left>-2</Left><Bottom>198</Bottom><Right>1922</Right><x>-2</x><y>-2</y><xscreen>1924</xscreen><yscreen>200</yscreen><sizeHorzCX>1002083</sizeHorzCX><sizeHorzCY>198413</sizeHorzCY><sizeVertCX>104167</sizeVertCX><sizeVertCY>198413</sizeVertCY></Rect></Wnd3></Sizes></Row0></Bottom><Float><Sizes/></Float></Positions>
|
||||||
|
</Desktop>
|
||||||
|
</Project>
|
||||||
|
|
||||||
|
|
||||||
|
|
@ -0,0 +1,95 @@
|
||||||
|
[Stack]
|
||||||
|
FillEnabled=0
|
||||||
|
OverflowWarningsEnabled=1
|
||||||
|
WarningThreshold=90
|
||||||
|
SpWarningsEnabled=1
|
||||||
|
WarnLogOnly=1
|
||||||
|
UseTrigger=1
|
||||||
|
TriggerName=main
|
||||||
|
LimitSize=0
|
||||||
|
ByteLimit=50
|
||||||
|
[Interrupts]
|
||||||
|
Enabled=1
|
||||||
|
[MemoryMap]
|
||||||
|
Enabled=0
|
||||||
|
Base=0
|
||||||
|
UseAuto=0
|
||||||
|
TypeViolation=1
|
||||||
|
UnspecRange=1
|
||||||
|
ActionState=1
|
||||||
|
[Trace1]
|
||||||
|
Enabled=0
|
||||||
|
ShowSource=1
|
||||||
|
[DebugChecksum]
|
||||||
|
Checksum=-557769859
|
||||||
|
[Exceptions]
|
||||||
|
StopOnUncaught=_ 0
|
||||||
|
StopOnThrow=_ 0
|
||||||
|
[CallStack]
|
||||||
|
ShowArgs=0
|
||||||
|
[Disassembly]
|
||||||
|
MixedMode=1
|
||||||
|
[SWOTraceHWSettings]
|
||||||
|
OverrideDefaultClocks=0
|
||||||
|
CpuClock=72000000
|
||||||
|
ClockAutoDetect=0
|
||||||
|
ClockWanted=2000000
|
||||||
|
JtagSpeed=2000000
|
||||||
|
Prescaler=36
|
||||||
|
TimeStampPrescIndex=0
|
||||||
|
TimeStampPrescData=0
|
||||||
|
PcSampCYCTAP=1
|
||||||
|
PcSampPOSTCNT=15
|
||||||
|
PcSampIndex=0
|
||||||
|
DataLogMode=0
|
||||||
|
ITMportsEnable=0
|
||||||
|
ITMportsTermIO=0
|
||||||
|
ITMportsLogFile=0
|
||||||
|
ITMlogFile=$PROJ_DIR$\ITM.log
|
||||||
|
[DataLog]
|
||||||
|
LogEnabled=0
|
||||||
|
SumEnabled=0
|
||||||
|
GraphEnabled=0
|
||||||
|
ShowTimeLog=1
|
||||||
|
ShowTimeSum=1
|
||||||
|
[InterruptLog]
|
||||||
|
LogEnabled=0
|
||||||
|
SumEnabled=0
|
||||||
|
GraphEnabled=0
|
||||||
|
ShowTimeLog=1
|
||||||
|
ShowTimeSum=1
|
||||||
|
SumSortOrder=0
|
||||||
|
[Log file]
|
||||||
|
LoggingEnabled=_ 0
|
||||||
|
LogFile=_ ""
|
||||||
|
Category=_ 0
|
||||||
|
[TermIOLog]
|
||||||
|
LoggingEnabled=_ 0
|
||||||
|
LogFile=_ ""
|
||||||
|
[Trace2]
|
||||||
|
Enabled=0
|
||||||
|
ShowSource=0
|
||||||
|
[SWOTraceWindow]
|
||||||
|
PcSampling=0
|
||||||
|
InterruptLogs=0
|
||||||
|
ForcedTimeStamps=0
|
||||||
|
EventCPI=0
|
||||||
|
EventEXC=0
|
||||||
|
EventFOLD=0
|
||||||
|
EventLSU=0
|
||||||
|
EventSLEEP=0
|
||||||
|
[CallStackLog]
|
||||||
|
Enabled=0
|
||||||
|
[DriverProfiling]
|
||||||
|
Enabled=0
|
||||||
|
Mode=3
|
||||||
|
Graph=0
|
||||||
|
Symbiont=0
|
||||||
|
Exclusions=
|
||||||
|
[Disassemble mode]
|
||||||
|
mode=0
|
||||||
|
[Breakpoints2]
|
||||||
|
Count=0
|
||||||
|
[Aliases]
|
||||||
|
Count=0
|
||||||
|
SuppressDialog=0
|
||||||
|
|
@ -0,0 +1,49 @@
|
||||||
|
<?xml version="1.0" encoding="iso-8859-1"?>
|
||||||
|
|
||||||
|
<Workspace>
|
||||||
|
<ConfigDictionary>
|
||||||
|
|
||||||
|
<CurrentConfigs><Project>stm32f0/stm32f0</Project></CurrentConfigs></ConfigDictionary>
|
||||||
|
<Desktop>
|
||||||
|
<Static>
|
||||||
|
<Workspace>
|
||||||
|
<ColumnWidths>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Column0>264</Column0><Column1>27</Column1><Column2>27</Column2><Column3>27</Column3></ColumnWidths>
|
||||||
|
</Workspace>
|
||||||
|
<Build><ColumnWidth0>20</ColumnWidth0><ColumnWidth1>1395</ColumnWidth1><ColumnWidth2>372</ColumnWidth2><ColumnWidth3>93</ColumnWidth3></Build><TerminalIO/></Static>
|
||||||
|
<Windows>
|
||||||
|
|
||||||
|
<Wnd0>
|
||||||
|
<Tabs>
|
||||||
|
<Tab>
|
||||||
|
<Identity>TabID-25663-28709</Identity>
|
||||||
|
<TabName>Workspace</TabName>
|
||||||
|
<Factory>Workspace</Factory>
|
||||||
|
<Session>
|
||||||
|
|
||||||
|
<NodeDict><ExpandedNode>stm32f0</ExpandedNode><ExpandedNode>stm32f0/EWARM</ExpandedNode><ExpandedNode>stm32f0/STM32F0-Discovery</ExpandedNode><ExpandedNode>stm32f0/src</ExpandedNode><ExpandedNode>stm32f0/src/app</ExpandedNode></NodeDict></Session>
|
||||||
|
</Tab>
|
||||||
|
</Tabs>
|
||||||
|
|
||||||
|
<SelectedTab>0</SelectedTab></Wnd0><Wnd1><Tabs><Tab><Identity>TabID-4061-29728</Identity><TabName>Build</TabName><Factory>Build</Factory><Session/></Tab></Tabs><SelectedTab>0</SelectedTab></Wnd1></Windows>
|
||||||
|
<Editor>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Pane/><ActivePane>0</ActivePane><Sizes><Pane><X>1000000</X><Y>1000000</Y></Pane></Sizes><SplitMode>1</SplitMode></Editor>
|
||||||
|
<Positions>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Top><Row0><Sizes><Toolbar-02babc80><key>iaridepm.enu1</key></Toolbar-02babc80></Sizes></Row0></Top><Left><Row0><Sizes><Wnd0><Rect><Top>-2</Top><Left>-2</Left><Bottom>963</Bottom><Right>338</Right><x>-2</x><y>-2</y><xscreen>200</xscreen><yscreen>200</yscreen><sizeHorzCX>104167</sizeHorzCX><sizeHorzCY>198413</sizeHorzCY><sizeVertCX>177083</sizeVertCX><sizeVertCY>957341</sizeVertCY></Rect></Wnd0></Sizes></Row0></Left><Right><Row0><Sizes><Wnd1><Rect><Top>-2</Top><Left>-2</Left><Bottom>963</Bottom><Right>461</Right><x>-2</x><y>-2</y><xscreen>1924</xscreen><yscreen>200</yscreen><sizeHorzCX>1002083</sizeHorzCX><sizeHorzCY>198413</sizeHorzCY><sizeVertCX>241146</sizeVertCX><sizeVertCY>957341</sizeVertCY></Rect></Wnd1></Sizes></Row0></Right><Bottom><Row0><Sizes/></Row0></Bottom><Float><Sizes/></Float></Positions>
|
||||||
|
</Desktop>
|
||||||
|
</Workspace>
|
||||||
|
|
||||||
|
|
||||||
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,10 @@
|
||||||
|
<?xml version="1.0" encoding="iso-8859-1"?>
|
||||||
|
|
||||||
|
<workspace>
|
||||||
|
<project>
|
||||||
|
<path>$WS_DIR$\stm32f0.ewp</path>
|
||||||
|
</project>
|
||||||
|
<batchBuild/>
|
||||||
|
</workspace>
|
||||||
|
|
||||||
|
|
||||||
|
|
@ -0,0 +1,105 @@
|
||||||
|
/************************************************************************************//**
|
||||||
|
* \file Demo\ARMCM0_STM32_Discovery_STM32F051_IAR\Boot\led.c
|
||||||
|
* \brief LED driver source file.
|
||||||
|
* \ingroup Boot_ARMCM0_STM32_Discovery_STM32F051_IAR
|
||||||
|
* \internal
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* C O P Y R I G H T
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* Copyright (c) 2016 by Feaser http://www.feaser.com All rights reserved
|
||||||
|
*
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* L I C E N S E
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* This file is part of OpenBLT. OpenBLT is free software: you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as published by the Free
|
||||||
|
* Software Foundation, either version 3 of the License, or (at your option) any later
|
||||||
|
* version.
|
||||||
|
*
|
||||||
|
* OpenBLT is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
|
||||||
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
||||||
|
* PURPOSE. See the GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License along with OpenBLT.
|
||||||
|
* If not, see <http://www.gnu.org/licenses/>.
|
||||||
|
*
|
||||||
|
* A special exception to the GPL is included to allow you to distribute a combined work
|
||||||
|
* that includes OpenBLT without being obliged to provide the source code for any
|
||||||
|
* proprietary components. The exception text is included at the bottom of the license
|
||||||
|
* file <license.html>.
|
||||||
|
*
|
||||||
|
* \endinternal
|
||||||
|
****************************************************************************************/
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Include files
|
||||||
|
****************************************************************************************/
|
||||||
|
#include "boot.h" /* bootloader generic header */
|
||||||
|
#include "led.h" /* module header */
|
||||||
|
#include "stm32f0xx.h" /* for STM32F0 registers and drivers */
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Local data declarations
|
||||||
|
****************************************************************************************/
|
||||||
|
/** \brief Holds the desired LED blink interval time. */
|
||||||
|
static blt_int16u ledBlinkIntervalMs;
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Initializes the LED blink driver.
|
||||||
|
** \param interval_ms Specifies the desired LED blink interval time in milliseconds.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void LedBlinkInit(blt_int16u interval_ms)
|
||||||
|
{
|
||||||
|
/* store the interval time between LED toggles */
|
||||||
|
ledBlinkIntervalMs = interval_ms;
|
||||||
|
} /*** end of LedBlinkInit ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Task function for blinking the LED as a fixed timer interval.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void LedBlinkTask(void)
|
||||||
|
{
|
||||||
|
static blt_bool ledOn = BLT_FALSE;
|
||||||
|
static blt_int32u nextBlinkEvent = 0;
|
||||||
|
|
||||||
|
/* check for blink event */
|
||||||
|
if (TimerGet() >= nextBlinkEvent)
|
||||||
|
{
|
||||||
|
/* toggle the LED state */
|
||||||
|
if (ledOn == BLT_FALSE)
|
||||||
|
{
|
||||||
|
ledOn = BLT_TRUE;
|
||||||
|
GPIO_SetBits(GPIOC, GPIO_Pin_8);
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
ledOn = BLT_FALSE;
|
||||||
|
GPIO_ResetBits(GPIOC, GPIO_Pin_8);
|
||||||
|
}
|
||||||
|
/* schedule the next blink event */
|
||||||
|
nextBlinkEvent = TimerGet() + ledBlinkIntervalMs;
|
||||||
|
}
|
||||||
|
} /*** end of LedBlinkTask ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Cleans up the LED blink driver. This is intended to be used upon program
|
||||||
|
** exit.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void LedBlinkExit(void)
|
||||||
|
{
|
||||||
|
/* turn the LED off */
|
||||||
|
GPIO_ResetBits(GPIOC, GPIO_Pin_8);
|
||||||
|
} /*** end of LedBlinkExit ***/
|
||||||
|
|
||||||
|
|
||||||
|
/*********************************** end of led.c **************************************/
|
||||||
|
|
@ -0,0 +1,45 @@
|
||||||
|
/************************************************************************************//**
|
||||||
|
* \file Demo\ARMCM0_STM32_Discovery_STM32F051_IAR\Boot\led.h
|
||||||
|
* \brief LED driver header file.
|
||||||
|
* \ingroup Boot_ARMCM0_STM32_Discovery_STM32F051_IAR
|
||||||
|
* \internal
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* C O P Y R I G H T
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* Copyright (c) 2016 by Feaser http://www.feaser.com All rights reserved
|
||||||
|
*
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* L I C E N S E
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* This file is part of OpenBLT. OpenBLT is free software: you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as published by the Free
|
||||||
|
* Software Foundation, either version 3 of the License, or (at your option) any later
|
||||||
|
* version.
|
||||||
|
*
|
||||||
|
* OpenBLT is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
|
||||||
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
||||||
|
* PURPOSE. See the GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License along with OpenBLT.
|
||||||
|
* If not, see <http://www.gnu.org/licenses/>.
|
||||||
|
*
|
||||||
|
* A special exception to the GPL is included to allow you to distribute a combined work
|
||||||
|
* that includes OpenBLT without being obliged to provide the source code for any
|
||||||
|
* proprietary components. The exception text is included at the bottom of the license
|
||||||
|
* file <license.html>.
|
||||||
|
*
|
||||||
|
* \endinternal
|
||||||
|
****************************************************************************************/
|
||||||
|
#ifndef LED_H
|
||||||
|
#define LED_H
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Function prototypes
|
||||||
|
****************************************************************************************/
|
||||||
|
void LedBlinkInit(blt_int16u interval_ms);
|
||||||
|
void LedBlinkTask(void);
|
||||||
|
void LedBlinkExit(void);
|
||||||
|
|
||||||
|
|
||||||
|
#endif /* LED_H */
|
||||||
|
/*********************************** end of led.h **************************************/
|
||||||
|
|
@ -0,0 +1,450 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_adc.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the ADC firmware
|
||||||
|
* library
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_ADC_H
|
||||||
|
#define __STM32F0XX_ADC_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup ADC
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief ADC Init structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t ADC_Resolution; /*!< Selects the resolution of the conversion.
|
||||||
|
This parameter can be a value of @ref ADC_Resolution */
|
||||||
|
|
||||||
|
FunctionalState ADC_ContinuousConvMode; /*!< Specifies whether the conversion is performed in
|
||||||
|
Continuous or Single mode.
|
||||||
|
This parameter can be set to ENABLE or DISABLE. */
|
||||||
|
|
||||||
|
uint32_t ADC_ExternalTrigConvEdge; /*!< Selects the external trigger Edge and enables the
|
||||||
|
trigger of a regular group. This parameter can be a value
|
||||||
|
of @ref ADC_external_trigger_edge_conversion */
|
||||||
|
|
||||||
|
uint32_t ADC_ExternalTrigConv; /*!< Defines the external trigger used to start the analog
|
||||||
|
to digital conversion of regular channels. This parameter
|
||||||
|
can be a value of @ref ADC_external_trigger_sources_for_channels_conversion */
|
||||||
|
|
||||||
|
uint32_t ADC_DataAlign; /*!< Specifies whether the ADC data alignment is left or right.
|
||||||
|
This parameter can be a value of @ref ADC_data_align */
|
||||||
|
|
||||||
|
uint32_t ADC_ScanDirection; /*!< Specifies in which direction the channels will be scanned
|
||||||
|
in the sequence.
|
||||||
|
This parameter can be a value of @ref ADC_Scan_Direction */
|
||||||
|
}ADC_InitTypeDef;
|
||||||
|
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_ADC_ALL_PERIPH(PERIPH) ((PERIPH) == ADC1)
|
||||||
|
|
||||||
|
/** @defgroup ADC_JitterOff
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* These defines are obsolete and maintained for legacy purpose only. They are replaced by the ADC_ClockMode */
|
||||||
|
#define ADC_JitterOff_PCLKDiv2 ADC_CFGR2_JITOFFDIV2
|
||||||
|
#define ADC_JitterOff_PCLKDiv4 ADC_CFGR2_JITOFFDIV4
|
||||||
|
|
||||||
|
#define IS_ADC_JITTEROFF(JITTEROFF) (((JITTEROFF) & 0x3FFFFFFF) == (uint32_t)RESET)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_ClockMode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define ADC_ClockMode_AsynClk ((uint32_t)0x00000000) /*!< ADC Asynchronous clock mode */
|
||||||
|
#define ADC_ClockMode_SynClkDiv2 ADC_CFGR2_CKMODE_0 /*!< Synchronous clock mode divided by 2 */
|
||||||
|
#define ADC_ClockMode_SynClkDiv4 ADC_CFGR2_CKMODE_1 /*!< Synchronous clock mode divided by 4 */
|
||||||
|
#define IS_ADC_CLOCKMODE(CLOCK) (((CLOCK) == ADC_ClockMode_AsynClk) ||\
|
||||||
|
((CLOCK) == ADC_ClockMode_SynClkDiv2) ||\
|
||||||
|
((CLOCK) == ADC_ClockMode_SynClkDiv4))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_Resolution
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define ADC_Resolution_12b ((uint32_t)0x00000000)
|
||||||
|
#define ADC_Resolution_10b ADC_CFGR1_RES_0
|
||||||
|
#define ADC_Resolution_8b ADC_CFGR1_RES_1
|
||||||
|
#define ADC_Resolution_6b ADC_CFGR1_RES
|
||||||
|
|
||||||
|
#define IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_Resolution_12b) || \
|
||||||
|
((RESOLUTION) == ADC_Resolution_10b) || \
|
||||||
|
((RESOLUTION) == ADC_Resolution_8b) || \
|
||||||
|
((RESOLUTION) == ADC_Resolution_6b))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_external_trigger_edge_conversion
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define ADC_ExternalTrigConvEdge_None ((uint32_t)0x00000000)
|
||||||
|
#define ADC_ExternalTrigConvEdge_Rising ADC_CFGR1_EXTEN_0
|
||||||
|
#define ADC_ExternalTrigConvEdge_Falling ADC_CFGR1_EXTEN_1
|
||||||
|
#define ADC_ExternalTrigConvEdge_RisingFalling ADC_CFGR1_EXTEN
|
||||||
|
|
||||||
|
#define IS_ADC_EXT_TRIG_EDGE(EDGE) (((EDGE) == ADC_ExternalTrigConvEdge_None) || \
|
||||||
|
((EDGE) == ADC_ExternalTrigConvEdge_Rising) || \
|
||||||
|
((EDGE) == ADC_ExternalTrigConvEdge_Falling) || \
|
||||||
|
((EDGE) == ADC_ExternalTrigConvEdge_RisingFalling))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_external_trigger_sources_for_channels_conversion
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* TIM1 */
|
||||||
|
#define ADC_ExternalTrigConv_T1_TRGO ((uint32_t)0x00000000)
|
||||||
|
#define ADC_ExternalTrigConv_T1_CC4 ADC_CFGR1_EXTSEL_0
|
||||||
|
|
||||||
|
/* TIM2 */
|
||||||
|
#define ADC_ExternalTrigConv_T2_TRGO ADC_CFGR1_EXTSEL_1
|
||||||
|
|
||||||
|
/* TIM3 */
|
||||||
|
#define ADC_ExternalTrigConv_T3_TRGO ((uint32_t)(ADC_CFGR1_EXTSEL_0 | ADC_CFGR1_EXTSEL_1))
|
||||||
|
|
||||||
|
/* TIM15 */
|
||||||
|
#define ADC_ExternalTrigConv_T15_TRGO ADC_CFGR1_EXTSEL_2
|
||||||
|
|
||||||
|
#define IS_ADC_EXTERNAL_TRIG_CONV(CONV) (((CONV) == ADC_ExternalTrigConv_T1_TRGO) || \
|
||||||
|
((CONV) == ADC_ExternalTrigConv_T1_CC4) || \
|
||||||
|
((CONV) == ADC_ExternalTrigConv_T2_TRGO) || \
|
||||||
|
((CONV) == ADC_ExternalTrigConv_T3_TRGO) || \
|
||||||
|
((CONV) == ADC_ExternalTrigConv_T15_TRGO))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_data_align
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_DataAlign_Right ((uint32_t)0x00000000)
|
||||||
|
#define ADC_DataAlign_Left ADC_CFGR1_ALIGN
|
||||||
|
|
||||||
|
#define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DataAlign_Right) || \
|
||||||
|
((ALIGN) == ADC_DataAlign_Left))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_Scan_Direction
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_ScanDirection_Upward ((uint32_t)0x00000000)
|
||||||
|
#define ADC_ScanDirection_Backward ADC_CFGR1_SCANDIR
|
||||||
|
|
||||||
|
#define IS_ADC_SCAN_DIRECTION(DIRECTION) (((DIRECTION) == ADC_ScanDirection_Upward) || \
|
||||||
|
((DIRECTION) == ADC_ScanDirection_Backward))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_DMA_Mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_DMAMode_OneShot ((uint32_t)0x00000000)
|
||||||
|
#define ADC_DMAMode_Circular ADC_CFGR1_DMACFG
|
||||||
|
|
||||||
|
#define IS_ADC_DMA_MODE(MODE) (((MODE) == ADC_DMAMode_OneShot) || \
|
||||||
|
((MODE) == ADC_DMAMode_Circular))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_analog_watchdog_selection
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_AnalogWatchdog_Channel_0 ((uint32_t)0x00000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_1 ((uint32_t)0x04000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_2 ((uint32_t)0x08000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_3 ((uint32_t)0x0C000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_4 ((uint32_t)0x10000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_5 ((uint32_t)0x14000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_6 ((uint32_t)0x18000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_7 ((uint32_t)0x1C000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_8 ((uint32_t)0x20000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_9 ((uint32_t)0x24000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_10 ((uint32_t)0x28000000) /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_AnalogWatchdog_Channel_11 ((uint32_t)0x2C000000) /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_AnalogWatchdog_Channel_12 ((uint32_t)0x30000000) /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_AnalogWatchdog_Channel_13 ((uint32_t)0x34000000) /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_AnalogWatchdog_Channel_14 ((uint32_t)0x38000000) /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_AnalogWatchdog_Channel_15 ((uint32_t)0x3C000000) /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_AnalogWatchdog_Channel_16 ((uint32_t)0x40000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_17 ((uint32_t)0x44000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_18 ((uint32_t)0x48000000)
|
||||||
|
|
||||||
|
|
||||||
|
#define IS_ADC_ANALOG_WATCHDOG_CHANNEL(CHANNEL) (((CHANNEL) == ADC_AnalogWatchdog_Channel_0) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_1) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_2) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_3) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_4) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_5) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_6) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_7) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_8) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_9) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_10) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_11) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_12) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_13) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_14) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_15) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_16) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_17) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_18))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_sampling_times
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_SampleTime_1_5Cycles ((uint32_t)0x00000000)
|
||||||
|
#define ADC_SampleTime_7_5Cycles ((uint32_t)0x00000001)
|
||||||
|
#define ADC_SampleTime_13_5Cycles ((uint32_t)0x00000002)
|
||||||
|
#define ADC_SampleTime_28_5Cycles ((uint32_t)0x00000003)
|
||||||
|
#define ADC_SampleTime_41_5Cycles ((uint32_t)0x00000004)
|
||||||
|
#define ADC_SampleTime_55_5Cycles ((uint32_t)0x00000005)
|
||||||
|
#define ADC_SampleTime_71_5Cycles ((uint32_t)0x00000006)
|
||||||
|
#define ADC_SampleTime_239_5Cycles ((uint32_t)0x00000007)
|
||||||
|
|
||||||
|
#define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SampleTime_1_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_7_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_13_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_28_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_41_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_55_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_71_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_239_5Cycles))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_thresholds
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFF)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_channels
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_Channel_0 ADC_CHSELR_CHSEL0
|
||||||
|
#define ADC_Channel_1 ADC_CHSELR_CHSEL1
|
||||||
|
#define ADC_Channel_2 ADC_CHSELR_CHSEL2
|
||||||
|
#define ADC_Channel_3 ADC_CHSELR_CHSEL3
|
||||||
|
#define ADC_Channel_4 ADC_CHSELR_CHSEL4
|
||||||
|
#define ADC_Channel_5 ADC_CHSELR_CHSEL5
|
||||||
|
#define ADC_Channel_6 ADC_CHSELR_CHSEL6
|
||||||
|
#define ADC_Channel_7 ADC_CHSELR_CHSEL7
|
||||||
|
#define ADC_Channel_8 ADC_CHSELR_CHSEL8
|
||||||
|
#define ADC_Channel_9 ADC_CHSELR_CHSEL9
|
||||||
|
#define ADC_Channel_10 ADC_CHSELR_CHSEL10 /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_Channel_11 ADC_CHSELR_CHSEL11 /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_Channel_12 ADC_CHSELR_CHSEL12 /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_Channel_13 ADC_CHSELR_CHSEL13 /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_Channel_14 ADC_CHSELR_CHSEL14 /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_Channel_15 ADC_CHSELR_CHSEL15 /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_Channel_16 ADC_CHSELR_CHSEL16
|
||||||
|
#define ADC_Channel_17 ADC_CHSELR_CHSEL17
|
||||||
|
#define ADC_Channel_18 ADC_CHSELR_CHSEL18 /*!< Not available for STM32F030 devices */
|
||||||
|
|
||||||
|
#define ADC_Channel_TempSensor ((uint32_t)ADC_Channel_16)
|
||||||
|
#define ADC_Channel_Vrefint ((uint32_t)ADC_Channel_17)
|
||||||
|
#define ADC_Channel_Vbat ((uint32_t)ADC_Channel_18) /*!< Not available for STM32F030 devices */
|
||||||
|
|
||||||
|
#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) != (uint32_t)RESET) && (((CHANNEL) & 0xFFF80000) == (uint32_t)RESET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_interrupts_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_IT_ADRDY ADC_IER_ADRDYIE
|
||||||
|
#define ADC_IT_EOSMP ADC_IER_EOSMPIE
|
||||||
|
#define ADC_IT_EOC ADC_IER_EOCIE
|
||||||
|
#define ADC_IT_EOSEQ ADC_IER_EOSEQIE
|
||||||
|
#define ADC_IT_OVR ADC_IER_OVRIE
|
||||||
|
#define ADC_IT_AWD ADC_IER_AWDIE
|
||||||
|
|
||||||
|
#define IS_ADC_CONFIG_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFFFFF60) == (uint32_t)RESET))
|
||||||
|
|
||||||
|
#define IS_ADC_GET_IT(IT) (((IT) == ADC_IT_ADRDY) || ((IT) == ADC_IT_EOSMP) || \
|
||||||
|
((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_EOSEQ) || \
|
||||||
|
((IT) == ADC_IT_OVR) || ((IT) == ADC_IT_AWD))
|
||||||
|
|
||||||
|
#define IS_ADC_CLEAR_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFFFFF60) == (uint32_t)RESET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_flags_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_FLAG_ADRDY ADC_ISR_ADRDY
|
||||||
|
#define ADC_FLAG_EOSMP ADC_ISR_EOSMP
|
||||||
|
#define ADC_FLAG_EOC ADC_ISR_EOC
|
||||||
|
#define ADC_FLAG_EOSEQ ADC_ISR_EOSEQ
|
||||||
|
#define ADC_FLAG_OVR ADC_ISR_OVR
|
||||||
|
#define ADC_FLAG_AWD ADC_ISR_AWD
|
||||||
|
|
||||||
|
#define ADC_FLAG_ADEN ((uint32_t)0x01000001)
|
||||||
|
#define ADC_FLAG_ADDIS ((uint32_t)0x01000002)
|
||||||
|
#define ADC_FLAG_ADSTART ((uint32_t)0x01000004)
|
||||||
|
#define ADC_FLAG_ADSTP ((uint32_t)0x01000010)
|
||||||
|
#define ADC_FLAG_ADCAL ((uint32_t)0x81000000)
|
||||||
|
|
||||||
|
#define IS_ADC_CLEAR_FLAG(FLAG) (((FLAG) != (uint32_t)RESET) && (((FLAG) & 0xFFFFFF60) == (uint32_t)RESET))
|
||||||
|
|
||||||
|
#define IS_ADC_GET_FLAG(FLAG) (((FLAG) == ADC_FLAG_ADRDY) || ((FLAG) == ADC_FLAG_EOSMP) || \
|
||||||
|
((FLAG) == ADC_FLAG_EOC) || ((FLAG) == ADC_FLAG_EOSEQ) || \
|
||||||
|
((FLAG) == ADC_FLAG_AWD) || ((FLAG) == ADC_FLAG_OVR) || \
|
||||||
|
((FLAG) == ADC_FLAG_ADEN) || ((FLAG) == ADC_FLAG_ADDIS) || \
|
||||||
|
((FLAG) == ADC_FLAG_ADSTART) || ((FLAG) == ADC_FLAG_ADSTP) || \
|
||||||
|
((FLAG) == ADC_FLAG_ADCAL))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the ADC configuration to the default reset state *****/
|
||||||
|
void ADC_DeInit(ADC_TypeDef* ADCx);
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct);
|
||||||
|
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct);
|
||||||
|
void ADC_ClockModeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ClockMode);
|
||||||
|
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
/* This Function is obsolete and maintained for legacy purpose only.
|
||||||
|
ADC_ClockModeConfig() function should be used instead */
|
||||||
|
void ADC_JitterCmd(ADC_TypeDef* ADCx, uint32_t ADC_JitterOff, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Power saving functions *****************************************************/
|
||||||
|
void ADC_AutoPowerOffCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
void ADC_WaitModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Analog Watchdog configuration functions ************************************/
|
||||||
|
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,uint16_t LowThreshold);
|
||||||
|
void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog_Channel);
|
||||||
|
void ADC_AnalogWatchdogSingleChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Temperature Sensor , Vrefint and Vbat management function ******************/
|
||||||
|
void ADC_TempSensorCmd(FunctionalState NewState);
|
||||||
|
void ADC_VrefintCmd(FunctionalState NewState);
|
||||||
|
void ADC_VbatCmd(FunctionalState NewState); /*!< Not applicable for STM32F030 devices */
|
||||||
|
|
||||||
|
/* Channels Configuration functions *******************************************/
|
||||||
|
void ADC_ChannelConfig(ADC_TypeDef* ADCx, uint32_t ADC_Channel, uint32_t ADC_SampleTime);
|
||||||
|
void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
void ADC_OverrunModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
uint32_t ADC_GetCalibrationFactor(ADC_TypeDef* ADCx);
|
||||||
|
void ADC_StopOfConversion(ADC_TypeDef* ADCx);
|
||||||
|
void ADC_StartOfConversion(ADC_TypeDef* ADCx);
|
||||||
|
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx);
|
||||||
|
|
||||||
|
/* Regular Channels DMA Configuration functions *******************************/
|
||||||
|
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
void ADC_DMARequestModeConfig(ADC_TypeDef* ADCx, uint32_t ADC_DMARequestMode);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void ADC_ITConfig(ADC_TypeDef* ADCx, uint32_t ADC_IT, FunctionalState NewState);
|
||||||
|
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG);
|
||||||
|
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint32_t ADC_FLAG);
|
||||||
|
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint32_t ADC_IT);
|
||||||
|
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint32_t ADC_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__STM32F0XX_ADC_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,643 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_can.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the CAN firmware
|
||||||
|
* library, applicable only for STM32F072 devices.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0xx_CAN_H
|
||||||
|
#define __STM32F0xx_CAN_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup CAN
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
#define IS_CAN_ALL_PERIPH(PERIPH) (((PERIPH) == CAN))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief CAN init structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint16_t CAN_Prescaler; /*!< Specifies the length of a time quantum.
|
||||||
|
It ranges from 1 to 1024. */
|
||||||
|
|
||||||
|
uint8_t CAN_Mode; /*!< Specifies the CAN operating mode.
|
||||||
|
This parameter can be a value of @ref CAN_operating_mode */
|
||||||
|
|
||||||
|
uint8_t CAN_SJW; /*!< Specifies the maximum number of time quanta
|
||||||
|
the CAN hardware is allowed to lengthen or
|
||||||
|
shorten a bit to perform resynchronization.
|
||||||
|
This parameter can be a value of @ref CAN_synchronisation_jump_width */
|
||||||
|
|
||||||
|
uint8_t CAN_BS1; /*!< Specifies the number of time quanta in Bit
|
||||||
|
Segment 1. This parameter can be a value of
|
||||||
|
@ref CAN_time_quantum_in_bit_segment_1 */
|
||||||
|
|
||||||
|
uint8_t CAN_BS2; /*!< Specifies the number of time quanta in Bit Segment 2.
|
||||||
|
This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_2 */
|
||||||
|
|
||||||
|
FunctionalState CAN_TTCM; /*!< Enable or disable the time triggered communication mode.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
|
||||||
|
FunctionalState CAN_ABOM; /*!< Enable or disable the automatic bus-off management.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
|
||||||
|
FunctionalState CAN_AWUM; /*!< Enable or disable the automatic wake-up mode.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
|
||||||
|
FunctionalState CAN_NART; /*!< Enable or disable the non-automatic retransmission mode.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
|
||||||
|
FunctionalState CAN_RFLM; /*!< Enable or disable the Receive FIFO Locked mode.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
|
||||||
|
FunctionalState CAN_TXFP; /*!< Enable or disable the transmit FIFO priority.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
} CAN_InitTypeDef;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief CAN filter init structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint16_t CAN_FilterIdHigh; /*!< Specifies the filter identification number (MSBs for a 32-bit
|
||||||
|
configuration, first one for a 16-bit configuration).
|
||||||
|
This parameter can be a value between 0x0000 and 0xFFFF */
|
||||||
|
|
||||||
|
uint16_t CAN_FilterIdLow; /*!< Specifies the filter identification number (LSBs for a 32-bit
|
||||||
|
configuration, second one for a 16-bit configuration).
|
||||||
|
This parameter can be a value between 0x0000 and 0xFFFF */
|
||||||
|
|
||||||
|
uint16_t CAN_FilterMaskIdHigh; /*!< Specifies the filter mask number or identification number,
|
||||||
|
according to the mode (MSBs for a 32-bit configuration,
|
||||||
|
first one for a 16-bit configuration).
|
||||||
|
This parameter can be a value between 0x0000 and 0xFFFF */
|
||||||
|
|
||||||
|
uint16_t CAN_FilterMaskIdLow; /*!< Specifies the filter mask number or identification number,
|
||||||
|
according to the mode (LSBs for a 32-bit configuration,
|
||||||
|
second one for a 16-bit configuration).
|
||||||
|
This parameter can be a value between 0x0000 and 0xFFFF */
|
||||||
|
|
||||||
|
uint16_t CAN_FilterFIFOAssignment; /*!< Specifies the FIFO (0 or 1) which will be assigned to the filter.
|
||||||
|
This parameter can be a value of @ref CAN_filter_FIFO */
|
||||||
|
|
||||||
|
uint8_t CAN_FilterNumber; /*!< Specifies the filter which will be initialized. It ranges from 0 to 13. */
|
||||||
|
|
||||||
|
uint8_t CAN_FilterMode; /*!< Specifies the filter mode to be initialized.
|
||||||
|
This parameter can be a value of @ref CAN_filter_mode */
|
||||||
|
|
||||||
|
uint8_t CAN_FilterScale; /*!< Specifies the filter scale.
|
||||||
|
This parameter can be a value of @ref CAN_filter_scale */
|
||||||
|
|
||||||
|
FunctionalState CAN_FilterActivation; /*!< Enable or disable the filter.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
} CAN_FilterInitTypeDef;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief CAN Tx message structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t StdId; /*!< Specifies the standard identifier.
|
||||||
|
This parameter can be a value between 0 to 0x7FF. */
|
||||||
|
|
||||||
|
uint32_t ExtId; /*!< Specifies the extended identifier.
|
||||||
|
This parameter can be a value between 0 to 0x1FFFFFFF. */
|
||||||
|
|
||||||
|
uint8_t IDE; /*!< Specifies the type of identifier for the message that
|
||||||
|
will be transmitted. This parameter can be a value
|
||||||
|
of @ref CAN_identifier_type */
|
||||||
|
|
||||||
|
uint8_t RTR; /*!< Specifies the type of frame for the message that will
|
||||||
|
be transmitted. This parameter can be a value of
|
||||||
|
@ref CAN_remote_transmission_request */
|
||||||
|
|
||||||
|
uint8_t DLC; /*!< Specifies the length of the frame that will be
|
||||||
|
transmitted. This parameter can be a value between
|
||||||
|
0 to 8 */
|
||||||
|
|
||||||
|
uint8_t Data[8]; /*!< Contains the data to be transmitted. It ranges from 0
|
||||||
|
to 0xFF. */
|
||||||
|
} CanTxMsg;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief CAN Rx message structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t StdId; /*!< Specifies the standard identifier.
|
||||||
|
This parameter can be a value between 0 to 0x7FF. */
|
||||||
|
|
||||||
|
uint32_t ExtId; /*!< Specifies the extended identifier.
|
||||||
|
This parameter can be a value between 0 to 0x1FFFFFFF. */
|
||||||
|
|
||||||
|
uint8_t IDE; /*!< Specifies the type of identifier for the message that
|
||||||
|
will be received. This parameter can be a value of
|
||||||
|
@ref CAN_identifier_type */
|
||||||
|
|
||||||
|
uint8_t RTR; /*!< Specifies the type of frame for the received message.
|
||||||
|
This parameter can be a value of
|
||||||
|
@ref CAN_remote_transmission_request */
|
||||||
|
|
||||||
|
uint8_t DLC; /*!< Specifies the length of the frame that will be received.
|
||||||
|
This parameter can be a value between 0 to 8 */
|
||||||
|
|
||||||
|
uint8_t Data[8]; /*!< Contains the data to be received. It ranges from 0 to
|
||||||
|
0xFF. */
|
||||||
|
|
||||||
|
uint8_t FMI; /*!< Specifies the index of the filter the message stored in
|
||||||
|
the mailbox passes through. This parameter can be a
|
||||||
|
value between 0 to 0xFF */
|
||||||
|
} CanRxMsg;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_InitStatus
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define CAN_InitStatus_Failed ((uint8_t)0x00) /*!< CAN initialization failed */
|
||||||
|
#define CAN_InitStatus_Success ((uint8_t)0x01) /*!< CAN initialization OK */
|
||||||
|
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CANINITFAILED CAN_InitStatus_Failed
|
||||||
|
#define CANINITOK CAN_InitStatus_Success
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_operating_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define CAN_Mode_Normal ((uint8_t)0x00) /*!< normal mode */
|
||||||
|
#define CAN_Mode_LoopBack ((uint8_t)0x01) /*!< loopback mode */
|
||||||
|
#define CAN_Mode_Silent ((uint8_t)0x02) /*!< silent mode */
|
||||||
|
#define CAN_Mode_Silent_LoopBack ((uint8_t)0x03) /*!< loopback combined with silent mode */
|
||||||
|
|
||||||
|
#define IS_CAN_MODE(MODE) (((MODE) == CAN_Mode_Normal) || \
|
||||||
|
((MODE) == CAN_Mode_LoopBack)|| \
|
||||||
|
((MODE) == CAN_Mode_Silent) || \
|
||||||
|
((MODE) == CAN_Mode_Silent_LoopBack))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @defgroup CAN_operating_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_OperatingMode_Initialization ((uint8_t)0x00) /*!< Initialization mode */
|
||||||
|
#define CAN_OperatingMode_Normal ((uint8_t)0x01) /*!< Normal mode */
|
||||||
|
#define CAN_OperatingMode_Sleep ((uint8_t)0x02) /*!< sleep mode */
|
||||||
|
|
||||||
|
|
||||||
|
#define IS_CAN_OPERATING_MODE(MODE) (((MODE) == CAN_OperatingMode_Initialization) ||\
|
||||||
|
((MODE) == CAN_OperatingMode_Normal)|| \
|
||||||
|
((MODE) == CAN_OperatingMode_Sleep))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @defgroup CAN_operating_mode_status
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define CAN_ModeStatus_Failed ((uint8_t)0x00) /*!< CAN entering the specific mode failed */
|
||||||
|
#define CAN_ModeStatus_Success ((uint8_t)!CAN_ModeStatus_Failed) /*!< CAN entering the specific mode Succeed */
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_synchronisation_jump_width
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_SJW_1tq ((uint8_t)0x00) /*!< 1 time quantum */
|
||||||
|
#define CAN_SJW_2tq ((uint8_t)0x01) /*!< 2 time quantum */
|
||||||
|
#define CAN_SJW_3tq ((uint8_t)0x02) /*!< 3 time quantum */
|
||||||
|
#define CAN_SJW_4tq ((uint8_t)0x03) /*!< 4 time quantum */
|
||||||
|
|
||||||
|
#define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1tq) || ((SJW) == CAN_SJW_2tq)|| \
|
||||||
|
((SJW) == CAN_SJW_3tq) || ((SJW) == CAN_SJW_4tq))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_time_quantum_in_bit_segment_1
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_BS1_1tq ((uint8_t)0x00) /*!< 1 time quantum */
|
||||||
|
#define CAN_BS1_2tq ((uint8_t)0x01) /*!< 2 time quantum */
|
||||||
|
#define CAN_BS1_3tq ((uint8_t)0x02) /*!< 3 time quantum */
|
||||||
|
#define CAN_BS1_4tq ((uint8_t)0x03) /*!< 4 time quantum */
|
||||||
|
#define CAN_BS1_5tq ((uint8_t)0x04) /*!< 5 time quantum */
|
||||||
|
#define CAN_BS1_6tq ((uint8_t)0x05) /*!< 6 time quantum */
|
||||||
|
#define CAN_BS1_7tq ((uint8_t)0x06) /*!< 7 time quantum */
|
||||||
|
#define CAN_BS1_8tq ((uint8_t)0x07) /*!< 8 time quantum */
|
||||||
|
#define CAN_BS1_9tq ((uint8_t)0x08) /*!< 9 time quantum */
|
||||||
|
#define CAN_BS1_10tq ((uint8_t)0x09) /*!< 10 time quantum */
|
||||||
|
#define CAN_BS1_11tq ((uint8_t)0x0A) /*!< 11 time quantum */
|
||||||
|
#define CAN_BS1_12tq ((uint8_t)0x0B) /*!< 12 time quantum */
|
||||||
|
#define CAN_BS1_13tq ((uint8_t)0x0C) /*!< 13 time quantum */
|
||||||
|
#define CAN_BS1_14tq ((uint8_t)0x0D) /*!< 14 time quantum */
|
||||||
|
#define CAN_BS1_15tq ((uint8_t)0x0E) /*!< 15 time quantum */
|
||||||
|
#define CAN_BS1_16tq ((uint8_t)0x0F) /*!< 16 time quantum */
|
||||||
|
|
||||||
|
#define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16tq)
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_time_quantum_in_bit_segment_2
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_BS2_1tq ((uint8_t)0x00) /*!< 1 time quantum */
|
||||||
|
#define CAN_BS2_2tq ((uint8_t)0x01) /*!< 2 time quantum */
|
||||||
|
#define CAN_BS2_3tq ((uint8_t)0x02) /*!< 3 time quantum */
|
||||||
|
#define CAN_BS2_4tq ((uint8_t)0x03) /*!< 4 time quantum */
|
||||||
|
#define CAN_BS2_5tq ((uint8_t)0x04) /*!< 5 time quantum */
|
||||||
|
#define CAN_BS2_6tq ((uint8_t)0x05) /*!< 6 time quantum */
|
||||||
|
#define CAN_BS2_7tq ((uint8_t)0x06) /*!< 7 time quantum */
|
||||||
|
#define CAN_BS2_8tq ((uint8_t)0x07) /*!< 8 time quantum */
|
||||||
|
|
||||||
|
#define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8tq)
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_clock_prescaler
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1) && ((PRESCALER) <= 1024))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_filter_number
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 27)
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_filter_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_FilterMode_IdMask ((uint8_t)0x00) /*!< identifier/mask mode */
|
||||||
|
#define CAN_FilterMode_IdList ((uint8_t)0x01) /*!< identifier list mode */
|
||||||
|
|
||||||
|
#define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FilterMode_IdMask) || \
|
||||||
|
((MODE) == CAN_FilterMode_IdList))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_filter_scale
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_FilterScale_16bit ((uint8_t)0x00) /*!< Two 16-bit filters */
|
||||||
|
#define CAN_FilterScale_32bit ((uint8_t)0x01) /*!< One 32-bit filter */
|
||||||
|
|
||||||
|
#define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FilterScale_16bit) || \
|
||||||
|
((SCALE) == CAN_FilterScale_32bit))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_filter_FIFO
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_Filter_FIFO0 ((uint8_t)0x00) /*!< Filter FIFO 0 assignment for filter x */
|
||||||
|
#define CAN_Filter_FIFO1 ((uint8_t)0x01) /*!< Filter FIFO 1 assignment for filter x */
|
||||||
|
#define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FilterFIFO0) || \
|
||||||
|
((FIFO) == CAN_FilterFIFO1))
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CAN_FilterFIFO0 CAN_Filter_FIFO0
|
||||||
|
#define CAN_FilterFIFO1 CAN_Filter_FIFO1
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_Start_bank_filter_for_slave_CAN
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_CAN_BANKNUMBER(BANKNUMBER) (((BANKNUMBER) >= 1) && ((BANKNUMBER) <= 27))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_Tx
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((uint8_t)0x02))
|
||||||
|
#define IS_CAN_STDID(STDID) ((STDID) <= ((uint32_t)0x7FF))
|
||||||
|
#define IS_CAN_EXTID(EXTID) ((EXTID) <= ((uint32_t)0x1FFFFFFF))
|
||||||
|
#define IS_CAN_DLC(DLC) ((DLC) <= ((uint8_t)0x08))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_identifier_type
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_Id_Standard ((uint32_t)0x00000000) /*!< Standard Id */
|
||||||
|
#define CAN_Id_Extended ((uint32_t)0x00000004) /*!< Extended Id */
|
||||||
|
#define IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_Id_Standard) || \
|
||||||
|
((IDTYPE) == CAN_Id_Extended))
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CAN_ID_STD CAN_Id_Standard
|
||||||
|
#define CAN_ID_EXT CAN_Id_Extended
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_remote_transmission_request
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_RTR_Data ((uint32_t)0x00000000) /*!< Data frame */
|
||||||
|
#define CAN_RTR_Remote ((uint32_t)0x00000002) /*!< Remote frame */
|
||||||
|
#define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_Data) || ((RTR) == CAN_RTR_Remote))
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CAN_RTR_DATA CAN_RTR_Data
|
||||||
|
#define CAN_RTR_REMOTE CAN_RTR_Remote
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_transmit_constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_TxStatus_Failed ((uint8_t)0x00)/*!< CAN transmission failed */
|
||||||
|
#define CAN_TxStatus_Ok ((uint8_t)0x01) /*!< CAN transmission succeeded */
|
||||||
|
#define CAN_TxStatus_Pending ((uint8_t)0x02) /*!< CAN transmission pending */
|
||||||
|
#define CAN_TxStatus_NoMailBox ((uint8_t)0x04) /*!< CAN cell did not provide
|
||||||
|
an empty mailbox */
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CANTXFAILED CAN_TxStatus_Failed
|
||||||
|
#define CANTXOK CAN_TxStatus_Ok
|
||||||
|
#define CANTXPENDING CAN_TxStatus_Pending
|
||||||
|
#define CAN_NO_MB CAN_TxStatus_NoMailBox
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_receive_FIFO_number_constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_FIFO0 ((uint8_t)0x00) /*!< CAN FIFO 0 used to receive */
|
||||||
|
#define CAN_FIFO1 ((uint8_t)0x01) /*!< CAN FIFO 1 used to receive */
|
||||||
|
|
||||||
|
#define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_sleep_constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_Sleep_Failed ((uint8_t)0x00) /*!< CAN did not enter the sleep mode */
|
||||||
|
#define CAN_Sleep_Ok ((uint8_t)0x01) /*!< CAN entered the sleep mode */
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CANSLEEPFAILED CAN_Sleep_Failed
|
||||||
|
#define CANSLEEPOK CAN_Sleep_Ok
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_wake_up_constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_WakeUp_Failed ((uint8_t)0x00) /*!< CAN did not leave the sleep mode */
|
||||||
|
#define CAN_WakeUp_Ok ((uint8_t)0x01) /*!< CAN leaved the sleep mode */
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CANWAKEUPFAILED CAN_WakeUp_Failed
|
||||||
|
#define CANWAKEUPOK CAN_WakeUp_Ok
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @defgroup CAN_Error_Code_constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_ErrorCode_NoErr ((uint8_t)0x00) /*!< No Error */
|
||||||
|
#define CAN_ErrorCode_StuffErr ((uint8_t)0x10) /*!< Stuff Error */
|
||||||
|
#define CAN_ErrorCode_FormErr ((uint8_t)0x20) /*!< Form Error */
|
||||||
|
#define CAN_ErrorCode_ACKErr ((uint8_t)0x30) /*!< Acknowledgment Error */
|
||||||
|
#define CAN_ErrorCode_BitRecessiveErr ((uint8_t)0x40) /*!< Bit Recessive Error */
|
||||||
|
#define CAN_ErrorCode_BitDominantErr ((uint8_t)0x50) /*!< Bit Dominant Error */
|
||||||
|
#define CAN_ErrorCode_CRCErr ((uint8_t)0x60) /*!< CRC Error */
|
||||||
|
#define CAN_ErrorCode_SoftwareSetErr ((uint8_t)0x70) /*!< Software Set Error */
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_flags
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* If the flag is 0x3XXXXXXX, it means that it can be used with CAN_GetFlagStatus()
|
||||||
|
and CAN_ClearFlag() functions. */
|
||||||
|
/* If the flag is 0x1XXXXXXX, it means that it can only be used with
|
||||||
|
CAN_GetFlagStatus() function. */
|
||||||
|
|
||||||
|
/* Transmit Flags */
|
||||||
|
#define CAN_FLAG_RQCP0 ((uint32_t)0x38000001) /*!< Request MailBox0 Flag */
|
||||||
|
#define CAN_FLAG_RQCP1 ((uint32_t)0x38000100) /*!< Request MailBox1 Flag */
|
||||||
|
#define CAN_FLAG_RQCP2 ((uint32_t)0x38010000) /*!< Request MailBox2 Flag */
|
||||||
|
|
||||||
|
/* Receive Flags */
|
||||||
|
#define CAN_FLAG_FMP0 ((uint32_t)0x12000003) /*!< FIFO 0 Message Pending Flag */
|
||||||
|
#define CAN_FLAG_FF0 ((uint32_t)0x32000008) /*!< FIFO 0 Full Flag */
|
||||||
|
#define CAN_FLAG_FOV0 ((uint32_t)0x32000010) /*!< FIFO 0 Overrun Flag */
|
||||||
|
#define CAN_FLAG_FMP1 ((uint32_t)0x14000003) /*!< FIFO 1 Message Pending Flag */
|
||||||
|
#define CAN_FLAG_FF1 ((uint32_t)0x34000008) /*!< FIFO 1 Full Flag */
|
||||||
|
#define CAN_FLAG_FOV1 ((uint32_t)0x34000010) /*!< FIFO 1 Overrun Flag */
|
||||||
|
|
||||||
|
/* Operating Mode Flags */
|
||||||
|
#define CAN_FLAG_WKU ((uint32_t)0x31000008) /*!< Wake up Flag */
|
||||||
|
#define CAN_FLAG_SLAK ((uint32_t)0x31000012) /*!< Sleep acknowledge Flag */
|
||||||
|
/* @note When SLAK interrupt is disabled (SLKIE=0), no polling on SLAKI is possible.
|
||||||
|
In this case the SLAK bit can be polled.*/
|
||||||
|
|
||||||
|
/* Error Flags */
|
||||||
|
#define CAN_FLAG_EWG ((uint32_t)0x10F00001) /*!< Error Warning Flag */
|
||||||
|
#define CAN_FLAG_EPV ((uint32_t)0x10F00002) /*!< Error Passive Flag */
|
||||||
|
#define CAN_FLAG_BOF ((uint32_t)0x10F00004) /*!< Bus-Off Flag */
|
||||||
|
#define CAN_FLAG_LEC ((uint32_t)0x30F00070) /*!< Last error code Flag */
|
||||||
|
|
||||||
|
#define IS_CAN_GET_FLAG(FLAG) (((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_BOF) || \
|
||||||
|
((FLAG) == CAN_FLAG_EPV) || ((FLAG) == CAN_FLAG_EWG) || \
|
||||||
|
((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_FOV0) || \
|
||||||
|
((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FMP0) || \
|
||||||
|
((FLAG) == CAN_FLAG_FOV1) || ((FLAG) == CAN_FLAG_FF1) || \
|
||||||
|
((FLAG) == CAN_FLAG_FMP1) || ((FLAG) == CAN_FLAG_RQCP2) || \
|
||||||
|
((FLAG) == CAN_FLAG_RQCP1)|| ((FLAG) == CAN_FLAG_RQCP0) || \
|
||||||
|
((FLAG) == CAN_FLAG_SLAK ))
|
||||||
|
|
||||||
|
#define IS_CAN_CLEAR_FLAG(FLAG)(((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_RQCP2) || \
|
||||||
|
((FLAG) == CAN_FLAG_RQCP1) || ((FLAG) == CAN_FLAG_RQCP0) || \
|
||||||
|
((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FOV0) ||\
|
||||||
|
((FLAG) == CAN_FLAG_FF1) || ((FLAG) == CAN_FLAG_FOV1) || \
|
||||||
|
((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_SLAK))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup CAN_interrupts
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_IT_TME ((uint32_t)0x00000001) /*!< Transmit mailbox empty Interrupt*/
|
||||||
|
|
||||||
|
/* Receive Interrupts */
|
||||||
|
#define CAN_IT_FMP0 ((uint32_t)0x00000002) /*!< FIFO 0 message pending Interrupt*/
|
||||||
|
#define CAN_IT_FF0 ((uint32_t)0x00000004) /*!< FIFO 0 full Interrupt*/
|
||||||
|
#define CAN_IT_FOV0 ((uint32_t)0x00000008) /*!< FIFO 0 overrun Interrupt*/
|
||||||
|
#define CAN_IT_FMP1 ((uint32_t)0x00000010) /*!< FIFO 1 message pending Interrupt*/
|
||||||
|
#define CAN_IT_FF1 ((uint32_t)0x00000020) /*!< FIFO 1 full Interrupt*/
|
||||||
|
#define CAN_IT_FOV1 ((uint32_t)0x00000040) /*!< FIFO 1 overrun Interrupt*/
|
||||||
|
|
||||||
|
/* Operating Mode Interrupts */
|
||||||
|
#define CAN_IT_WKU ((uint32_t)0x00010000) /*!< Wake-up Interrupt*/
|
||||||
|
#define CAN_IT_SLK ((uint32_t)0x00020000) /*!< Sleep acknowledge Interrupt*/
|
||||||
|
|
||||||
|
/* Error Interrupts */
|
||||||
|
#define CAN_IT_EWG ((uint32_t)0x00000100) /*!< Error warning Interrupt*/
|
||||||
|
#define CAN_IT_EPV ((uint32_t)0x00000200) /*!< Error passive Interrupt*/
|
||||||
|
#define CAN_IT_BOF ((uint32_t)0x00000400) /*!< Bus-off Interrupt*/
|
||||||
|
#define CAN_IT_LEC ((uint32_t)0x00000800) /*!< Last error code Interrupt*/
|
||||||
|
#define CAN_IT_ERR ((uint32_t)0x00008000) /*!< Error Interrupt*/
|
||||||
|
|
||||||
|
/* Flags named as Interrupts : kept only for FW compatibility */
|
||||||
|
#define CAN_IT_RQCP0 CAN_IT_TME
|
||||||
|
#define CAN_IT_RQCP1 CAN_IT_TME
|
||||||
|
#define CAN_IT_RQCP2 CAN_IT_TME
|
||||||
|
|
||||||
|
|
||||||
|
#define IS_CAN_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FMP0) ||\
|
||||||
|
((IT) == CAN_IT_FF0) || ((IT) == CAN_IT_FOV0) ||\
|
||||||
|
((IT) == CAN_IT_FMP1) || ((IT) == CAN_IT_FF1) ||\
|
||||||
|
((IT) == CAN_IT_FOV1) || ((IT) == CAN_IT_EWG) ||\
|
||||||
|
((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) ||\
|
||||||
|
((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) ||\
|
||||||
|
((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK))
|
||||||
|
|
||||||
|
#define IS_CAN_CLEAR_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FF0) ||\
|
||||||
|
((IT) == CAN_IT_FOV0)|| ((IT) == CAN_IT_FF1) ||\
|
||||||
|
((IT) == CAN_IT_FOV1)|| ((IT) == CAN_IT_EWG) ||\
|
||||||
|
((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) ||\
|
||||||
|
((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) ||\
|
||||||
|
((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/* Function used to set the CAN configuration to the default reset state *****/
|
||||||
|
void CAN_DeInit(CAN_TypeDef* CANx);
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct);
|
||||||
|
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct);
|
||||||
|
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct);
|
||||||
|
void CAN_SlaveStartBank(uint8_t CAN_BankNumber);
|
||||||
|
void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState);
|
||||||
|
void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* CAN Frames Transmission functions ******************************************/
|
||||||
|
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage);
|
||||||
|
uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox);
|
||||||
|
void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox);
|
||||||
|
|
||||||
|
/* CAN Frames Reception functions *********************************************/
|
||||||
|
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage);
|
||||||
|
void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber);
|
||||||
|
uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber);
|
||||||
|
|
||||||
|
/* Operation modes functions **************************************************/
|
||||||
|
uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode);
|
||||||
|
uint8_t CAN_Sleep(CAN_TypeDef* CANx);
|
||||||
|
uint8_t CAN_WakeUp(CAN_TypeDef* CANx);
|
||||||
|
|
||||||
|
/* CAN Bus Error management functions *****************************************/
|
||||||
|
uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx);
|
||||||
|
uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx);
|
||||||
|
uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState);
|
||||||
|
FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG);
|
||||||
|
void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG);
|
||||||
|
ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT);
|
||||||
|
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0xx_CAN_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,300 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_cec.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the CEC firmware
|
||||||
|
* library, applicable only for STM32F051, STM32F042 and STM32F072 devices.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_CEC_H
|
||||||
|
#define __STM32F0XX_CEC_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup CEC
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief CEC Init structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t CEC_SignalFreeTime; /*!< Specifies the CEC Signal Free Time configuration.
|
||||||
|
This parameter can be a value of @ref CEC_Signal_Free_Time */
|
||||||
|
uint32_t CEC_RxTolerance; /*!< Specifies the CEC Reception Tolerance.
|
||||||
|
This parameter can be a value of @ref CEC_RxTolerance */
|
||||||
|
uint32_t CEC_StopReception; /*!< Specifies the CEC Stop Reception.
|
||||||
|
This parameter can be a value of @ref CEC_Stop_Reception */
|
||||||
|
uint32_t CEC_BitRisingError; /*!< Specifies the CEC Bit Rising Error generation.
|
||||||
|
This parameter can be a value of @ref CEC_Bit_Rising_Error_Generation */
|
||||||
|
uint32_t CEC_LongBitPeriodError; /*!< Specifies the CEC Long Bit Error generation.
|
||||||
|
This parameter can be a value of @ref CEC_Long_Bit_Error_Generation */
|
||||||
|
uint32_t CEC_BRDNoGen; /*!< Specifies the CEC Broadcast Error generation.
|
||||||
|
This parameter can be a value of @ref CEC_BDR_No_Gen */
|
||||||
|
uint32_t CEC_SFTOption; /*!< Specifies the CEC Signal Free Time option.
|
||||||
|
This parameter can be a value of @ref CEC_SFT_Option */
|
||||||
|
|
||||||
|
}CEC_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Signal_Free_Time
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_SignalFreeTime_Standard ((uint32_t)0x00000000) /*!< CEC Signal Free Time Standard */
|
||||||
|
#define CEC_SignalFreeTime_1T ((uint32_t)0x00000001) /*!< CEC 1.5 nominal data bit periods */
|
||||||
|
#define CEC_SignalFreeTime_2T ((uint32_t)0x00000002) /*!< CEC 2.5 nominal data bit periods */
|
||||||
|
#define CEC_SignalFreeTime_3T ((uint32_t)0x00000003) /*!< CEC 3.5 nominal data bit periods */
|
||||||
|
#define CEC_SignalFreeTime_4T ((uint32_t)0x00000004) /*!< CEC 4.5 nominal data bit periods */
|
||||||
|
#define CEC_SignalFreeTime_5T ((uint32_t)0x00000005) /*!< CEC 5.5 nominal data bit periods */
|
||||||
|
#define CEC_SignalFreeTime_6T ((uint32_t)0x00000006) /*!< CEC 6.5 nominal data bit periods */
|
||||||
|
#define CEC_SignalFreeTime_7T ((uint32_t)0x00000007) /*!< CEC 7.5 nominal data bit periods */
|
||||||
|
|
||||||
|
#define IS_CEC_SIGNAL_FREE_TIME(TIME) (((TIME) == CEC_SignalFreeTime_Standard) || \
|
||||||
|
((TIME) == CEC_SignalFreeTime_1T)|| \
|
||||||
|
((TIME) == CEC_SignalFreeTime_2T)|| \
|
||||||
|
((TIME) == CEC_SignalFreeTime_3T)|| \
|
||||||
|
((TIME) == CEC_SignalFreeTime_4T)|| \
|
||||||
|
((TIME) == CEC_SignalFreeTime_5T)|| \
|
||||||
|
((TIME) == CEC_SignalFreeTime_6T)|| \
|
||||||
|
((TIME) == CEC_SignalFreeTime_7T))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_RxTolerance
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_RxTolerance_Standard ((uint32_t)0x00000000) /*!< Standard Tolerance Margin */
|
||||||
|
#define CEC_RxTolerance_Extended CEC_CFGR_RXTOL /*!< Extended Tolerance Margin */
|
||||||
|
|
||||||
|
#define IS_CEC_RX_TOLERANCE(TOLERANCE) (((TOLERANCE) == CEC_RxTolerance_Standard) || \
|
||||||
|
((TOLERANCE) == CEC_RxTolerance_Extended))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Stop_Reception
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_StopReception_Off ((uint32_t)0x00000000) /*!< No RX Stop on bit Rising Error (BRE) */
|
||||||
|
#define CEC_StopReception_On CEC_CFGR_BRESTP /*!< RX Stop on bit Rising Error (BRE) */
|
||||||
|
|
||||||
|
#define IS_CEC_STOP_RECEPTION(RECEPTION) (((RECEPTION) == CEC_StopReception_On) || \
|
||||||
|
((RECEPTION) == CEC_StopReception_Off))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Bit_Rising_Error_Generation
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_BitRisingError_Off ((uint32_t)0x00000000) /*!< Bit Rising Error generation turned Off */
|
||||||
|
#define CEC_BitRisingError_On CEC_CFGR_BREGEN /*!< Bit Rising Error generation turned On */
|
||||||
|
|
||||||
|
#define IS_CEC_BIT_RISING_ERROR(ERROR) (((ERROR) == CEC_BitRisingError_Off) || \
|
||||||
|
((ERROR) == CEC_BitRisingError_On))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Long_Bit_Error_Generation
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_LongBitPeriodError_Off ((uint32_t)0x00000000) /*!< Long Bit Period Error generation turned Off */
|
||||||
|
#define CEC_LongBitPeriodError_On CEC_CFGR_LREGEN /*!< Long Bit Period Error generation turned On */
|
||||||
|
|
||||||
|
#define IS_CEC_LONG_BIT_PERIOD_ERROR(ERROR) (((ERROR) == CEC_LongBitPeriodError_Off) || \
|
||||||
|
((ERROR) == CEC_LongBitPeriodError_On))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_BDR_No_Gen
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define CEC_BRDNoGen_Off ((uint32_t)0x00000000) /*!< Broadcast Bit Rising Error generation turned Off */
|
||||||
|
#define CEC_BRDNoGen_On CEC_CFGR_BRDNOGEN /*!< Broadcast Bit Rising Error generation turned On */
|
||||||
|
|
||||||
|
#define IS_CEC_BDR_NO_GEN_ERROR(ERROR) (((ERROR) == CEC_BRDNoGen_Off) || \
|
||||||
|
((ERROR) == CEC_BRDNoGen_On))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_SFT_Option
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_SFTOption_Off ((uint32_t)0x00000000) /*!< SFT option turned Off */
|
||||||
|
#define CEC_SFTOption_On CEC_CFGR_SFTOPT /*!< SFT option turned On */
|
||||||
|
|
||||||
|
#define IS_CEC_SFT_OPTION(OPTION) (((OPTION) == CEC_SFTOption_Off) || \
|
||||||
|
((OPTION) == CEC_SFTOption_On))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Own_Address
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_CEC_ADDRESS(ADDRESS) ((ADDRESS) < 0x10)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Interrupt_Configuration_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_IT_TXACKE CEC_IER_TXACKEIE
|
||||||
|
#define CEC_IT_TXERR CEC_IER_TXERRIE
|
||||||
|
#define CEC_IT_TXUDR CEC_IER_TXUDRIE
|
||||||
|
#define CEC_IT_TXEND CEC_IER_TXENDIE
|
||||||
|
#define CEC_IT_TXBR CEC_IER_TXBRIE
|
||||||
|
#define CEC_IT_ARBLST CEC_IER_ARBLSTIE
|
||||||
|
#define CEC_IT_RXACKE CEC_IER_RXACKEIE
|
||||||
|
#define CEC_IT_LBPE CEC_IER_LBPEIE
|
||||||
|
#define CEC_IT_SBPE CEC_IER_SBPEIE
|
||||||
|
#define CEC_IT_BRE CEC_IER_BREIEIE
|
||||||
|
#define CEC_IT_RXOVR CEC_IER_RXOVRIE
|
||||||
|
#define CEC_IT_RXEND CEC_IER_RXENDIE
|
||||||
|
#define CEC_IT_RXBR CEC_IER_RXBRIE
|
||||||
|
|
||||||
|
#define IS_CEC_IT(IT) ((((IT) & (uint32_t)0xFFFFE000) == 0x00) && ((IT) != 0x00))
|
||||||
|
|
||||||
|
#define IS_CEC_GET_IT(IT) (((IT) == CEC_IT_TXACKE) || \
|
||||||
|
((IT) == CEC_IT_TXERR)|| \
|
||||||
|
((IT) == CEC_IT_TXUDR)|| \
|
||||||
|
((IT) == CEC_IT_TXEND)|| \
|
||||||
|
((IT) == CEC_IT_TXBR)|| \
|
||||||
|
((IT) == CEC_IT_ARBLST)|| \
|
||||||
|
((IT) == CEC_IT_RXACKE)|| \
|
||||||
|
((IT) == CEC_IT_LBPE)|| \
|
||||||
|
((IT) == CEC_IT_SBPE)|| \
|
||||||
|
((IT) == CEC_IT_BRE)|| \
|
||||||
|
((IT) == CEC_IT_RXOVR)|| \
|
||||||
|
((IT) == CEC_IT_RXEND)|| \
|
||||||
|
((IT) == CEC_IT_RXBR))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_ISR_register_flags_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_FLAG_TXACKE CEC_ISR_TXACKE
|
||||||
|
#define CEC_FLAG_TXERR CEC_ISR_TXERR
|
||||||
|
#define CEC_FLAG_TXUDR CEC_ISR_TXUDR
|
||||||
|
#define CEC_FLAG_TXEND CEC_ISR_TXEND
|
||||||
|
#define CEC_FLAG_TXBR CEC_ISR_TXBR
|
||||||
|
#define CEC_FLAG_ARBLST CEC_ISR_ARBLST
|
||||||
|
#define CEC_FLAG_RXACKE CEC_ISR_RXACKE
|
||||||
|
#define CEC_FLAG_LBPE CEC_ISR_LBPE
|
||||||
|
#define CEC_FLAG_SBPE CEC_ISR_SBPE
|
||||||
|
#define CEC_FLAG_BRE CEC_ISR_BRE
|
||||||
|
#define CEC_FLAG_RXOVR CEC_ISR_RXOVR
|
||||||
|
#define CEC_FLAG_RXEND CEC_ISR_RXEND
|
||||||
|
#define CEC_FLAG_RXBR CEC_ISR_RXBR
|
||||||
|
|
||||||
|
#define IS_CEC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFE000) == 0x00) && ((FLAG) != 0x00))
|
||||||
|
|
||||||
|
#define IS_CEC_GET_FLAG(FLAG) (((FLAG) == CEC_FLAG_TXACKE) || \
|
||||||
|
((FLAG) == CEC_FLAG_TXERR)|| \
|
||||||
|
((FLAG) == CEC_FLAG_TXUDR)|| \
|
||||||
|
((FLAG) == CEC_FLAG_TXEND)|| \
|
||||||
|
((FLAG) == CEC_FLAG_TXBR)|| \
|
||||||
|
((FLAG) == CEC_FLAG_ARBLST)|| \
|
||||||
|
((FLAG) == CEC_FLAG_RXACKE)|| \
|
||||||
|
((FLAG) == CEC_FLAG_LBPE)|| \
|
||||||
|
((FLAG) == CEC_FLAG_SBPE)|| \
|
||||||
|
((FLAG) == CEC_FLAG_BRE)|| \
|
||||||
|
((FLAG) == CEC_FLAG_RXOVR)|| \
|
||||||
|
((FLAG) == CEC_FLAG_RXEND)|| \
|
||||||
|
((FLAG) == CEC_FLAG_RXBR))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the CEC configuration to the default reset state *****/
|
||||||
|
void CEC_DeInit(void);
|
||||||
|
|
||||||
|
/* CEC_Initialization and Configuration functions *****************************/
|
||||||
|
void CEC_Init(CEC_InitTypeDef* CEC_InitStruct);
|
||||||
|
void CEC_StructInit(CEC_InitTypeDef* CEC_InitStruct);
|
||||||
|
void CEC_Cmd(FunctionalState NewState);
|
||||||
|
void CEC_ListenModeCmd(FunctionalState NewState);
|
||||||
|
void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress);
|
||||||
|
void CEC_OwnAddressClear(void);
|
||||||
|
|
||||||
|
/* CEC_Data transfers functions ***********************************************/
|
||||||
|
void CEC_SendData(uint8_t Data);
|
||||||
|
uint8_t CEC_ReceiveData(void);
|
||||||
|
void CEC_StartOfMessage(void);
|
||||||
|
void CEC_EndOfMessage(void);
|
||||||
|
|
||||||
|
/* CEC_Interrupts and flags management functions ******************************/
|
||||||
|
void CEC_ITConfig(uint16_t CEC_IT, FunctionalState NewState);
|
||||||
|
FlagStatus CEC_GetFlagStatus(uint16_t CEC_FLAG);
|
||||||
|
void CEC_ClearFlag(uint32_t CEC_FLAG);
|
||||||
|
ITStatus CEC_GetITStatus(uint16_t CEC_IT);
|
||||||
|
void CEC_ClearITPendingBit(uint16_t CEC_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_CEC_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,245 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_comp.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the COMP firmware
|
||||||
|
* library, applicable only for STM32F051 and STM32F072 devices.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_COMP_H
|
||||||
|
#define __STM32F0XX_COMP_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup COMP
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief COMP Init structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
|
||||||
|
uint32_t COMP_InvertingInput; /*!< Selects the inverting input of the comparator.
|
||||||
|
This parameter can be a value of @ref COMP_InvertingInput */
|
||||||
|
|
||||||
|
uint32_t COMP_Output; /*!< Selects the output redirection of the comparator.
|
||||||
|
This parameter can be a value of @ref COMP_Output */
|
||||||
|
|
||||||
|
uint32_t COMP_OutputPol; /*!< Selects the output polarity of the comparator.
|
||||||
|
This parameter can be a value of @ref COMP_OutputPolarity */
|
||||||
|
|
||||||
|
uint32_t COMP_Hysteresis; /*!< Selects the hysteresis voltage of the comparator.
|
||||||
|
This parameter can be a value of @ref COMP_Hysteresis */
|
||||||
|
|
||||||
|
uint32_t COMP_Mode; /*!< Selects the operating mode of the comparator
|
||||||
|
and allows to adjust the speed/consumption.
|
||||||
|
This parameter can be a value of @ref COMP_Mode */
|
||||||
|
|
||||||
|
}COMP_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Selection
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define COMP_Selection_COMP1 ((uint32_t)0x00000000) /*!< COMP1 Selection */
|
||||||
|
#define COMP_Selection_COMP2 ((uint32_t)0x00000010) /*!< COMP2 Selection */
|
||||||
|
|
||||||
|
#define IS_COMP_ALL_PERIPH(PERIPH) (((PERIPH) == COMP_Selection_COMP1) || \
|
||||||
|
((PERIPH) == COMP_Selection_COMP2))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_InvertingInput
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define COMP_InvertingInput_1_4VREFINT ((uint32_t)0x00000000) /*!< 1/4 VREFINT connected to comparator inverting input */
|
||||||
|
#define COMP_InvertingInput_1_2VREFINT COMP_CSR_COMP1INSEL_0 /*!< 1/2 VREFINT connected to comparator inverting input */
|
||||||
|
#define COMP_InvertingInput_3_4VREFINT COMP_CSR_COMP1INSEL_1 /*!< 3/4 VREFINT connected to comparator inverting input */
|
||||||
|
#define COMP_InvertingInput_VREFINT ((uint32_t)0x00000030) /*!< VREFINT connected to comparator inverting input */
|
||||||
|
#define COMP_InvertingInput_DAC1 COMP_CSR_COMP1INSEL_2 /*!< DAC1_OUT (PA4) connected to comparator inverting input */
|
||||||
|
#define COMP_InvertingInput_DAC2 ((uint32_t)0x00000050) /*!< DAC2_OUT (PA5) connected to comparator inverting input, applicable only for STM32F072 devices */
|
||||||
|
#define COMP_InvertingInput_IO ((uint32_t)0x00000060) /*!< I/O (PA0 for COMP1 and PA2 for COMP2) connected to comparator inverting input */
|
||||||
|
|
||||||
|
#define IS_COMP_INVERTING_INPUT(INPUT) (((INPUT) == COMP_InvertingInput_1_4VREFINT) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_1_2VREFINT) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_3_4VREFINT) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_VREFINT) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_DAC1) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_DAC2) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_1_4VREFINT) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_IO))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Output
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define COMP_Output_None ((uint32_t)0x00000000) /*!< COMP output isn't connected to other peripherals */
|
||||||
|
#define COMP_Output_TIM1BKIN COMP_CSR_COMP1OUTSEL_0 /*!< COMP output connected to TIM1 Break Input (BKIN) */
|
||||||
|
#define COMP_Output_TIM1IC1 COMP_CSR_COMP1OUTSEL_1 /*!< COMP output connected to TIM1 Input Capture 1 */
|
||||||
|
#define COMP_Output_TIM1OCREFCLR ((uint32_t)0x00000300) /*!< COMP output connected to TIM1 OCREF Clear */
|
||||||
|
#define COMP_Output_TIM2IC4 COMP_CSR_COMP1OUTSEL_2 /*!< COMP output connected to TIM2 Input Capture 4 */
|
||||||
|
#define COMP_Output_TIM2OCREFCLR ((uint32_t)0x00000500) /*!< COMP output connected to TIM2 OCREF Clear */
|
||||||
|
#define COMP_Output_TIM3IC1 ((uint32_t)0x00000600) /*!< COMP output connected to TIM3 Input Capture 1 */
|
||||||
|
#define COMP_Output_TIM3OCREFCLR COMP_CSR_COMP1OUTSEL /*!< COMP output connected to TIM3 OCREF Clear */
|
||||||
|
|
||||||
|
|
||||||
|
#define IS_COMP_OUTPUT(OUTPUT) (((OUTPUT) == COMP_Output_None) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM1BKIN) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM1IC1) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM1OCREFCLR) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM2IC4) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM2OCREFCLR) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM3IC1) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM3OCREFCLR))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_OutputPolarity
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define COMP_OutputPol_NonInverted ((uint32_t)0x00000000) /*!< COMP output on GPIO isn't inverted */
|
||||||
|
#define COMP_OutputPol_Inverted COMP_CSR_COMP1POL /*!< COMP output on GPIO is inverted */
|
||||||
|
|
||||||
|
#define IS_COMP_OUTPUT_POL(POL) (((POL) == COMP_OutputPol_NonInverted) || \
|
||||||
|
((POL) == COMP_OutputPol_Inverted))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Hysteresis
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Please refer to the electrical characteristics in the device datasheet for
|
||||||
|
the hysteresis level */
|
||||||
|
#define COMP_Hysteresis_No 0x00000000 /*!< No hysteresis */
|
||||||
|
#define COMP_Hysteresis_Low COMP_CSR_COMP1HYST_0 /*!< Hysteresis level low */
|
||||||
|
#define COMP_Hysteresis_Medium COMP_CSR_COMP1HYST_1 /*!< Hysteresis level medium */
|
||||||
|
#define COMP_Hysteresis_High COMP_CSR_COMP1HYST /*!< Hysteresis level high */
|
||||||
|
|
||||||
|
#define IS_COMP_HYSTERESIS(HYSTERESIS) (((HYSTERESIS) == COMP_Hysteresis_No) || \
|
||||||
|
((HYSTERESIS) == COMP_Hysteresis_Low) || \
|
||||||
|
((HYSTERESIS) == COMP_Hysteresis_Medium) || \
|
||||||
|
((HYSTERESIS) == COMP_Hysteresis_High))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Please refer to the electrical characteristics in the device datasheet for
|
||||||
|
the power consumption values */
|
||||||
|
#define COMP_Mode_HighSpeed 0x00000000 /*!< High Speed */
|
||||||
|
#define COMP_Mode_MediumSpeed COMP_CSR_COMP1MODE_0 /*!< Medium Speed */
|
||||||
|
#define COMP_Mode_LowPower COMP_CSR_COMP1MODE_1 /*!< Low power mode */
|
||||||
|
#define COMP_Mode_UltraLowPower COMP_CSR_COMP1MODE /*!< Ultra-low power mode */
|
||||||
|
|
||||||
|
#define IS_COMP_MODE(MODE) (((MODE) == COMP_Mode_UltraLowPower) || \
|
||||||
|
((MODE) == COMP_Mode_LowPower) || \
|
||||||
|
((MODE) == COMP_Mode_MediumSpeed) || \
|
||||||
|
((MODE) == COMP_Mode_HighSpeed))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_OutputLevel
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* When output polarity is not inverted, comparator output is high when
|
||||||
|
the non-inverting input is at a higher voltage than the inverting input */
|
||||||
|
#define COMP_OutputLevel_High COMP_CSR_COMP1OUT
|
||||||
|
/* When output polarity is not inverted, comparator output is low when
|
||||||
|
the non-inverting input is at a lower voltage than the inverting input*/
|
||||||
|
#define COMP_OutputLevel_Low ((uint32_t)0x00000000)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the COMP configuration to the default reset state ****/
|
||||||
|
void COMP_DeInit(void);
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void COMP_Init(uint32_t COMP_Selection, COMP_InitTypeDef* COMP_InitStruct);
|
||||||
|
void COMP_StructInit(COMP_InitTypeDef* COMP_InitStruct);
|
||||||
|
void COMP_Cmd(uint32_t COMP_Selection, FunctionalState NewState);
|
||||||
|
void COMP_SwitchCmd(FunctionalState NewState);
|
||||||
|
uint32_t COMP_GetOutputLevel(uint32_t COMP_Selection);
|
||||||
|
|
||||||
|
/* Window mode control function ***********************************************/
|
||||||
|
void COMP_WindowCmd(FunctionalState NewState);
|
||||||
|
|
||||||
|
/* COMP configuration locking function ****************************************/
|
||||||
|
void COMP_LockConfig(uint32_t COMP_Selection);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__STM32F0XX_COMP_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,122 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_crc.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the CRC firmware
|
||||||
|
* library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_CRC_H
|
||||||
|
#define __STM32F0XX_CRC_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/*!< Includes ----------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup CRC
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup CRC_ReverseInputData
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRC_ReverseInputData_No ((uint32_t)0x00000000) /*!< No reverse operation of Input Data */
|
||||||
|
#define CRC_ReverseInputData_8bits CRC_CR_REV_IN_0 /*!< Reverse operation of Input Data on 8 bits */
|
||||||
|
#define CRC_ReverseInputData_16bits CRC_CR_REV_IN_1 /*!< Reverse operation of Input Data on 16 bits */
|
||||||
|
#define CRC_ReverseInputData_32bits CRC_CR_REV_IN /*!< Reverse operation of Input Data on 32 bits */
|
||||||
|
|
||||||
|
#define IS_CRC_REVERSE_INPUT_DATA(DATA) (((DATA) == CRC_ReverseInputData_No) || \
|
||||||
|
((DATA) == CRC_ReverseInputData_8bits) || \
|
||||||
|
((DATA) == CRC_ReverseInputData_16bits) || \
|
||||||
|
((DATA) == CRC_ReverseInputData_32bits))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRC_PolynomialSize
|
||||||
|
* @brief Only applicable for STM32F042 and STM32F072 devices
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRC_PolSize_7 CRC_CR_POLSIZE /*!< 7-bit polynomial for CRC calculation */
|
||||||
|
#define CRC_PolSize_8 CRC_CR_POLSIZE_1 /*!< 8-bit polynomial for CRC calculation */
|
||||||
|
#define CRC_PolSize_16 CRC_CR_POLSIZE_0 /*!< 16-bit polynomial for CRC calculation */
|
||||||
|
#define CRC_PolSize_32 ((uint32_t)0x00000000)/*!< 32-bit polynomial for CRC calculation */
|
||||||
|
|
||||||
|
#define IS_CRC_POL_SIZE(SIZE) (((SIZE) == CRC_PolSize_7) || \
|
||||||
|
((SIZE) == CRC_PolSize_8) || \
|
||||||
|
((SIZE) == CRC_PolSize_16) || \
|
||||||
|
((SIZE) == CRC_PolSize_32))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
/* Configuration of the CRC computation unit **********************************/
|
||||||
|
void CRC_DeInit(void);
|
||||||
|
void CRC_ResetDR(void);
|
||||||
|
void CRC_PolynomialSizeSelect(uint32_t CRC_PolSize); /*!< Only applicable for STM32F042 and STM32F072 devices */
|
||||||
|
void CRC_ReverseInputDataSelect(uint32_t CRC_ReverseInputData);
|
||||||
|
void CRC_ReverseOutputDataCmd(FunctionalState NewState);
|
||||||
|
void CRC_SetInitRegister(uint32_t CRC_InitValue);
|
||||||
|
void CRC_SetPolynomial(uint32_t CRC_Pol); /*!< Only applicable for STM32F042 and STM32F072 devices */
|
||||||
|
|
||||||
|
/* CRC computation ************************************************************/
|
||||||
|
uint32_t CRC_CalcCRC(uint32_t CRC_Data);
|
||||||
|
uint32_t CRC_CalcCRC16bits(uint16_t CRC_Data); /*!< Only applicable for STM32F042 and STM32F072 devices */
|
||||||
|
uint32_t CRC_CalcCRC8bits(uint8_t CRC_Data); /*!< Only applicable for STM32F042 and STM32F072 devices */
|
||||||
|
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength);
|
||||||
|
uint32_t CRC_GetCRC(void);
|
||||||
|
|
||||||
|
/* Independent register (IDR) access (write/read) *****************************/
|
||||||
|
void CRC_SetIDRegister(uint8_t CRC_IDValue);
|
||||||
|
uint8_t CRC_GetIDRegister(void);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_CRC_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,183 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_crs.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the CRS firmware
|
||||||
|
* library, applicable only for STM32F042 and STM32F072 devices.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_CRS_H
|
||||||
|
#define __STM32F0XX_CRS_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/*!< Includes ----------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup CRS
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup CRS_Interrupt_Sources
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRS_IT_SYNCOK CRS_ISR_SYNCOKF /*!< SYNC event OK */
|
||||||
|
#define CRS_IT_SYNCWARN CRS_ISR_SYNCWARNF /*!< SYNC warning */
|
||||||
|
#define CRS_IT_ERR CRS_ISR_ERRF /*!< error */
|
||||||
|
#define CRS_IT_ESYNC CRS_ISR_ESYNCF /*!< Expected SYNC */
|
||||||
|
#define CRS_IT_TRIMOVF CRS_ISR_TRIMOVF /*!< Trimming overflow or underflow */
|
||||||
|
#define CRS_IT_SYNCERR CRS_ISR_SYNCERR /*!< SYNC error */
|
||||||
|
#define CRS_IT_SYNCMISS CRS_ISR_SYNCMISS /*!< SYNC missed*/
|
||||||
|
|
||||||
|
#define IS_CRS_IT(IT) (((IT) == CRS_IT_SYNCOK) || ((IT) == CRS_IT_SYNCWARN) || \
|
||||||
|
((IT) == CRS_IT_ERR) || ((IT) == CRS_IT_ESYNC))
|
||||||
|
|
||||||
|
#define IS_CRS_GET_IT(IT) (((IT) == CRS_IT_SYNCOK) || ((IT) == CRS_IT_SYNCWARN) || \
|
||||||
|
((IT) == CRS_IT_ERR) || ((IT) == CRS_IT_ESYNC) || \
|
||||||
|
((IT) == CRS_IT_TRIMOVF) || ((IT) == CRS_IT_SYNCERR) || \
|
||||||
|
((IT) == CRS_IT_SYNCMISS))
|
||||||
|
|
||||||
|
#define IS_CRS_CLEAR_IT(IT) ((IT) != 0x00)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRS_Flags
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRS_FLAG_SYNCOK CRS_ISR_SYNCOKF /*!< SYNC event OK */
|
||||||
|
#define CRS_FLAG_SYNCWARN CRS_ISR_SYNCWARNF /*!< SYNC warning */
|
||||||
|
#define CRS_FLAG_ERR CRS_ISR_ERRF /*!< error */
|
||||||
|
#define CRS_FLAG_ESYNC CRS_ISR_ESYNCF /*!< Expected SYNC */
|
||||||
|
#define CRS_FLAG_TRIMOVF CRS_ISR_TRIMOVF /*!< Trimming overflow or underflow */
|
||||||
|
#define CRS_FLAG_SYNCERR CRS_ISR_SYNCERR /*!< SYNC error */
|
||||||
|
#define CRS_FLAG_SYNCMISS CRS_ISR_SYNCMISS /*!< SYNC missed*/
|
||||||
|
|
||||||
|
#define IS_CRS_FLAG(FLAG) (((FLAG) == CRS_FLAG_SYNCOK) || ((FLAG) == CRS_FLAG_SYNCWARN) || \
|
||||||
|
((FLAG) == CRS_FLAG_ERR) || ((FLAG) == CRS_FLAG_ESYNC) || \
|
||||||
|
((FLAG) == CRS_FLAG_TRIMOVF) || ((FLAG) == CRS_FLAG_SYNCERR) || \
|
||||||
|
((FLAG) == CRS_FLAG_SYNCMISS))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRS_Synchro_Source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRS_SYNCSource_GPIO ((uint32_t)0x00) /*!< Synchro Signal soucre GPIO */
|
||||||
|
#define CRS_SYNCSource_LSE CRS_CFGR_SYNCSRC_0 /*!< Synchro Signal source LSE */
|
||||||
|
#define CRS_SYNCSource_USB CRS_CFGR_SYNCSRC_1 /*!< Synchro Signal source USB SOF */
|
||||||
|
|
||||||
|
#define IS_CRS_SYNC_SOURCE(SOURCE) (((SOURCE) == CRS_SYNCSource_GPIO) || \
|
||||||
|
((SOURCE) == CRS_SYNCSource_LSE) ||\
|
||||||
|
((SOURCE) == CRS_SYNCSource_USB))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRS_SynchroDivider
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRS_SYNC_Div1 ((uint32_t)0x00) /*!< Synchro Signal not divided */
|
||||||
|
#define CRS_SYNC_Div2 CRS_CFGR_SYNCDIV_0 /*!< Synchro Signal divided by 2 */
|
||||||
|
#define CRS_SYNC_Div4 CRS_CFGR_SYNCDIV_1 /*!< Synchro Signal divided by 4 */
|
||||||
|
#define CRS_SYNC_Div8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */
|
||||||
|
#define CRS_SYNC_Div16 CRS_CFGR_SYNCDIV_2 /*!< Synchro Signal divided by 16 */
|
||||||
|
#define CRS_SYNC_Div32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */
|
||||||
|
#define CRS_SYNC_Div64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */
|
||||||
|
#define CRS_SYNC_Div128 CRS_CFGR_SYNCDIV /*!< Synchro Signal divided by 128 */
|
||||||
|
|
||||||
|
#define IS_CRS_SYNC_DIV(DIV) (((DIV) == CRS_SYNC_Div1) || ((DIV) == CRS_SYNC_Div2) ||\
|
||||||
|
((DIV) == CRS_SYNC_Div4) || ((DIV) == CRS_SYNC_Div8) || \
|
||||||
|
((DIV) == CRS_SYNC_Div16) || ((DIV) == CRS_SYNC_Div32) || \
|
||||||
|
((DIV) == CRS_SYNC_Div64) || ((DIV) == CRS_SYNC_Div128))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRS_SynchroPolarity
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRS_SYNCPolarity_Rising ((uint32_t)0x00) /*!< Synchro Active on rising edge */
|
||||||
|
#define CRS_SYNCPolarity_Falling CRS_CFGR_SYNCPOL /*!< Synchro Active on falling edge */
|
||||||
|
|
||||||
|
#define IS_CRS_SYNC_POLARITY(POLARITY) (((POLARITY) == CRS_SYNCPolarity_Rising) || \
|
||||||
|
((POLARITY) == CRS_SYNCPolarity_Falling))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
/* Configuration of the CRS **********************************/
|
||||||
|
void CRS_DeInit(void);
|
||||||
|
void CRS_AdjustHSI48CalibrationValue(uint8_t CRS_HSI48CalibrationValue);
|
||||||
|
void CRS_FrequencyErrorCounterCmd(FunctionalState NewState);
|
||||||
|
void CRS_AutomaticCalibrationCmd(FunctionalState NewState);
|
||||||
|
void CRS_SoftwareSynchronizationGenerate(void);
|
||||||
|
void CRS_FrequencyErrorCounterReload(uint32_t CRS_ReloadValue);
|
||||||
|
void CRS_FrequencyErrorLimitConfig(uint8_t CRS_ErrorLimitValue);
|
||||||
|
void CRS_SynchronizationPrescalerConfig(uint32_t CRS_Prescaler);
|
||||||
|
void CRS_SynchronizationSourceConfig(uint32_t CRS_Source);
|
||||||
|
void CRS_SynchronizationPolarityConfig(uint32_t CRS_Polarity);
|
||||||
|
uint32_t CRS_GetReloadValue(void);
|
||||||
|
uint32_t CRS_GetHSI48CalibrationValue(void);
|
||||||
|
uint32_t CRS_GetFrequencyErrorValue(void);
|
||||||
|
uint32_t CRS_GetFrequencyErrorDirection(void);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void CRS_ITConfig(uint32_t CRS_IT, FunctionalState NewState);
|
||||||
|
FlagStatus CRS_GetFlagStatus(uint32_t CRS_FLAG);
|
||||||
|
void CRS_ClearFlag(uint32_t CRS_FLAG);
|
||||||
|
ITStatus CRS_GetITStatus(uint32_t CRS_IT);
|
||||||
|
void CRS_ClearITPendingBit(uint32_t CRS_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_CRS_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,312 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_dac.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the DAC firmware
|
||||||
|
* library, applicable only for STM32F051 and STM32F072 devices.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_DAC_H
|
||||||
|
#define __STM32F0XX_DAC_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup DAC
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief DAC Init structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t DAC_Trigger; /*!< Specifies the external trigger for the selected DAC channel.
|
||||||
|
This parameter can be a value of @ref DAC_trigger_selection */
|
||||||
|
|
||||||
|
uint32_t DAC_WaveGeneration; /*!< Specifies whether DAC channel noise waves or triangle waves
|
||||||
|
are generated, or whether no wave is generated.
|
||||||
|
This parameter can be a value of @ref DAC_wave_generation
|
||||||
|
This parameter is only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
uint32_t DAC_LFSRUnmask_TriangleAmplitude; /*!< Specifies the LFSR mask for noise wave generation or
|
||||||
|
the maximum amplitude triangle generation for the DAC channel.
|
||||||
|
This parameter can be a value of @ref DAC_lfsrunmask_triangleamplitude
|
||||||
|
This parameter is only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
uint32_t DAC_OutputBuffer; /*!< Specifies whether the DAC channel output buffer is enabled or disabled.
|
||||||
|
This parameter can be a value of @ref DAC_output_buffer */
|
||||||
|
}DAC_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_Trigger
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_Trigger_None ((uint32_t)0x00000000) /*!< Conversion is automatic once the DAC1_DHRxxxx register
|
||||||
|
has been loaded, and not by external trigger */
|
||||||
|
#define DAC_Trigger_T6_TRGO ((uint32_t)0x00000004) /*!< TIM6 TRGO selected as external conversion trigger for DAC channel1 */
|
||||||
|
#define DAC_Trigger_T3_TRGO ((uint32_t)0x0000000C) /*!< TIM3 TRGO selected as external conversion trigger for DAC channel1 */
|
||||||
|
#define DAC_Trigger_T7_TRGO ((uint32_t)0x00000014) /*!< TIM7 TRGO selected as external conversion trigger for DAC channel1,
|
||||||
|
applicable only for STM32F072 devices */
|
||||||
|
#define DAC_Trigger_T15_TRGO ((uint32_t)0x0000001C) /*!< TIM15 TRGO selected as external conversion trigger for DAC channel1 */
|
||||||
|
#define DAC_Trigger_T2_TRGO ((uint32_t)0x00000024) /*!< TIM2 TRGO selected as external conversion trigger for DAC channel1 */
|
||||||
|
#define DAC_Trigger_Ext_IT9 ((uint32_t)0x00000034) /*!< EXTI Line9 event selected as external conversion trigger for DAC channels */
|
||||||
|
#define DAC_Trigger_Software ((uint32_t)0x0000003C) /*!< Conversion started by software trigger for DAC channels */
|
||||||
|
|
||||||
|
#define IS_DAC_TRIGGER(TRIGGER) (((TRIGGER) == DAC_Trigger_None) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_T6_TRGO) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_T7_TRGO) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_T3_TRGO) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_T15_TRGO) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_T2_TRGO) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_Ext_IT9) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_Software))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_wave_generation
|
||||||
|
* @brief This parameters are only applicable for STM32F072 devices.
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_WaveGeneration_None ((uint32_t)0x00000000)
|
||||||
|
#define DAC_WaveGeneration_Noise ((uint32_t)0x00000040)
|
||||||
|
#define DAC_WaveGeneration_Triangle ((uint32_t)0x00000080)
|
||||||
|
#define IS_DAC_GENERATE_WAVE(WAVE) (((WAVE) == DAC_WaveGeneration_None) || \
|
||||||
|
((WAVE) == DAC_WaveGeneration_Noise) || \
|
||||||
|
((WAVE) == DAC_WaveGeneration_Triangle))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_lfsrunmask_triangleamplitude
|
||||||
|
* @brief These parameters are only applicable for STM32F072 devices.
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_LFSRUnmask_Bit0 ((uint32_t)0x00000000) /*!< Unmask DAC channel LFSR bit0 for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits1_0 ((uint32_t)0x00000100) /*!< Unmask DAC channel LFSR bit[1:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits2_0 ((uint32_t)0x00000200) /*!< Unmask DAC channel LFSR bit[2:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits3_0 ((uint32_t)0x00000300) /*!< Unmask DAC channel LFSR bit[3:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits4_0 ((uint32_t)0x00000400) /*!< Unmask DAC channel LFSR bit[4:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits5_0 ((uint32_t)0x00000500) /*!< Unmask DAC channel LFSR bit[5:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits6_0 ((uint32_t)0x00000600) /*!< Unmask DAC channel LFSR bit[6:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits7_0 ((uint32_t)0x00000700) /*!< Unmask DAC channel LFSR bit[7:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits8_0 ((uint32_t)0x00000800) /*!< Unmask DAC channel LFSR bit[8:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits9_0 ((uint32_t)0x00000900) /*!< Unmask DAC channel LFSR bit[9:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits10_0 ((uint32_t)0x00000A00) /*!< Unmask DAC channel LFSR bit[10:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits11_0 ((uint32_t)0x00000B00) /*!< Unmask DAC channel LFSR bit[11:0] for noise wave generation */
|
||||||
|
#define DAC_TriangleAmplitude_1 ((uint32_t)0x00000000) /*!< Select max triangle amplitude of 1 */
|
||||||
|
#define DAC_TriangleAmplitude_3 ((uint32_t)0x00000100) /*!< Select max triangle amplitude of 3 */
|
||||||
|
#define DAC_TriangleAmplitude_7 ((uint32_t)0x00000200) /*!< Select max triangle amplitude of 7 */
|
||||||
|
#define DAC_TriangleAmplitude_15 ((uint32_t)0x00000300) /*!< Select max triangle amplitude of 15 */
|
||||||
|
#define DAC_TriangleAmplitude_31 ((uint32_t)0x00000400) /*!< Select max triangle amplitude of 31 */
|
||||||
|
#define DAC_TriangleAmplitude_63 ((uint32_t)0x00000500) /*!< Select max triangle amplitude of 63 */
|
||||||
|
#define DAC_TriangleAmplitude_127 ((uint32_t)0x00000600) /*!< Select max triangle amplitude of 127 */
|
||||||
|
#define DAC_TriangleAmplitude_255 ((uint32_t)0x00000700) /*!< Select max triangle amplitude of 255 */
|
||||||
|
#define DAC_TriangleAmplitude_511 ((uint32_t)0x00000800) /*!< Select max triangle amplitude of 511 */
|
||||||
|
#define DAC_TriangleAmplitude_1023 ((uint32_t)0x00000900) /*!< Select max triangle amplitude of 1023 */
|
||||||
|
#define DAC_TriangleAmplitude_2047 ((uint32_t)0x00000A00) /*!< Select max triangle amplitude of 2047 */
|
||||||
|
#define DAC_TriangleAmplitude_4095 ((uint32_t)0x00000B00) /*!< Select max triangle amplitude of 4095 */
|
||||||
|
|
||||||
|
#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUnmask_Bit0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits1_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits2_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits3_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits4_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits5_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits6_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits7_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits8_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits9_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits10_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits11_0) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_1) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_3) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_7) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_15) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_31) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_63) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_127) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_255) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_511) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_1023) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_2047) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_4095))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_OutputBuffer
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_OutputBuffer_Enable ((uint32_t)0x00000000)
|
||||||
|
#define DAC_OutputBuffer_Disable DAC_CR_BOFF1
|
||||||
|
#define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OutputBuffer_Enable) || \
|
||||||
|
((STATE) == DAC_OutputBuffer_Disable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_Channel_selection
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_Channel_1 ((uint32_t)0x00000000)
|
||||||
|
#define DAC_Channel_2 ((uint32_t)0x00000010) /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_Channel_1) || \
|
||||||
|
((CHANNEL) == DAC_Channel_2))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_data_alignment
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_Align_12b_R ((uint32_t)0x00000000)
|
||||||
|
#define DAC_Align_12b_L ((uint32_t)0x00000004)
|
||||||
|
#define DAC_Align_8b_R ((uint32_t)0x00000008)
|
||||||
|
#define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_Align_12b_R) || \
|
||||||
|
((ALIGN) == DAC_Align_12b_L) || \
|
||||||
|
((ALIGN) == DAC_Align_8b_R))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_wave_generation
|
||||||
|
* @brief These parameters are only applicable for STM32F072 devices.
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_Wave_Noise ((uint32_t)0x00000040)
|
||||||
|
#define DAC_Wave_Triangle ((uint32_t)0x00000080)
|
||||||
|
#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_Wave_Noise) || \
|
||||||
|
((WAVE) == DAC_Wave_Triangle))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_data
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_DAC_DATA(DATA) ((DATA) <= 0xFFF0)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_interrupts_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_IT_DMAUDR DAC_SR_DMAUDR1
|
||||||
|
#define IS_DAC_IT(IT) (((IT) == DAC_IT_DMAUDR))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup DAC_flags_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_FLAG_DMAUDR DAC_SR_DMAUDR1
|
||||||
|
|
||||||
|
#define IS_DAC_FLAG(FLAG) (((FLAG) == DAC_FLAG_DMAUDR))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the DAC configuration to the default reset state *****/
|
||||||
|
void DAC_DeInit(void);
|
||||||
|
|
||||||
|
/* DAC channels configuration: trigger, output buffer, data format functions */
|
||||||
|
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct);
|
||||||
|
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct);
|
||||||
|
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState);
|
||||||
|
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState);
|
||||||
|
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState); /*!< Only applicable for STM32F072 devices */
|
||||||
|
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState); /*!< Only applicable for STM32F072 devices */
|
||||||
|
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data);
|
||||||
|
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data); /*!< Only applicable for STM32F072 devices */
|
||||||
|
void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1); /*!< Only applicable for STM32F072 devices */
|
||||||
|
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel);
|
||||||
|
|
||||||
|
/* DMA management functions ***************************************************/
|
||||||
|
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState);
|
||||||
|
FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG);
|
||||||
|
void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG);
|
||||||
|
ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT);
|
||||||
|
void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__STM32F0XX_DAC_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,107 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_dbgmcu.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the DBGMCU firmware
|
||||||
|
* library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_DBGMCU_H
|
||||||
|
#define __STM32F0XX_DBGMCU_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup DBGMCU
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup DBGMCU_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DBGMCU_STOP DBGMCU_CR_DBG_STOP
|
||||||
|
#define DBGMCU_STANDBY DBGMCU_CR_DBG_STANDBY
|
||||||
|
#define IS_DBGMCU_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFF9) == 0x00) && ((PERIPH) != 0x00))
|
||||||
|
|
||||||
|
#define DBGMCU_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP /*!< Not applicable for STM32F030 devices */
|
||||||
|
#define DBGMCU_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP
|
||||||
|
#define DBGMCU_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP
|
||||||
|
#define DBGMCU_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DBGMCU_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP
|
||||||
|
#define DBGMCU_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP
|
||||||
|
#define DBGMCU_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP
|
||||||
|
#define DBGMCU_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP
|
||||||
|
#define DBGMCU_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
|
||||||
|
#define DBGMCU_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP /*!< Only applicable for STM32F042 and STM32F072 devices */
|
||||||
|
#define IS_DBGMCU_APB1PERIPH(PERIPH) ((((PERIPH) & 0xFDDFE2CC) == 0x00) && ((PERIPH) != 0x00))
|
||||||
|
|
||||||
|
#define DBGMCU_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP
|
||||||
|
#define DBGMCU_TIM15_STOP DBGMCU_APB2_FZ_DBG_TIM15_STOP
|
||||||
|
#define DBGMCU_TIM16_STOP DBGMCU_APB2_FZ_DBG_TIM16_STOP
|
||||||
|
#define DBGMCU_TIM17_STOP DBGMCU_APB2_FZ_DBG_TIM17_STOP
|
||||||
|
#define IS_DBGMCU_APB2PERIPH(PERIPH) ((((PERIPH) & 0xFFF8F7FF) == 0x00) && ((PERIPH) != 0x00))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Device and Revision ID management functions ********************************/
|
||||||
|
uint32_t DBGMCU_GetREVID(void);
|
||||||
|
uint32_t DBGMCU_GetDEVID(void);
|
||||||
|
|
||||||
|
/* Peripherals Configuration functions ****************************************/
|
||||||
|
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState);
|
||||||
|
void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState);
|
||||||
|
void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_DBGMCU_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,377 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_dma.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the DMA firmware
|
||||||
|
* library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_DMA_H
|
||||||
|
#define __STM32F0XX_DMA_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup DMA
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief DMA Init structures definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t DMA_PeripheralBaseAddr; /*!< Specifies the peripheral base address for DMAy Channelx. */
|
||||||
|
|
||||||
|
uint32_t DMA_MemoryBaseAddr; /*!< Specifies the memory base address for DMAy Channelx. */
|
||||||
|
|
||||||
|
uint32_t DMA_DIR; /*!< Specifies if the peripheral is the source or destination.
|
||||||
|
This parameter can be a value of @ref DMA_data_transfer_direction */
|
||||||
|
|
||||||
|
uint32_t DMA_BufferSize; /*!< Specifies the buffer size, in data unit, of the specified Channel.
|
||||||
|
The data unit is equal to the configuration set in DMA_PeripheralDataSize
|
||||||
|
or DMA_MemoryDataSize members depending in the transfer direction */
|
||||||
|
|
||||||
|
uint32_t DMA_PeripheralInc; /*!< Specifies whether the Peripheral address register is incremented or not.
|
||||||
|
This parameter can be a value of @ref DMA_peripheral_incremented_mode */
|
||||||
|
|
||||||
|
uint32_t DMA_MemoryInc; /*!< Specifies whether the memory address register is incremented or not.
|
||||||
|
This parameter can be a value of @ref DMA_memory_incremented_mode */
|
||||||
|
|
||||||
|
uint32_t DMA_PeripheralDataSize; /*!< Specifies the Peripheral data width.
|
||||||
|
This parameter can be a value of @ref DMA_peripheral_data_size */
|
||||||
|
|
||||||
|
uint32_t DMA_MemoryDataSize; /*!< Specifies the Memory data width.
|
||||||
|
This parameter can be a value of @ref DMA_memory_data_size */
|
||||||
|
|
||||||
|
uint32_t DMA_Mode; /*!< Specifies the operation mode of the DMAy Channelx.
|
||||||
|
This parameter can be a value of @ref DMA_circular_normal_mode
|
||||||
|
@note: The circular buffer mode cannot be used if the memory-to-memory
|
||||||
|
data transfer is configured on the selected Channel */
|
||||||
|
|
||||||
|
uint32_t DMA_Priority; /*!< Specifies the software priority for the DMAy Channelx.
|
||||||
|
This parameter can be a value of @ref DMA_priority_level */
|
||||||
|
|
||||||
|
uint32_t DMA_M2M; /*!< Specifies if the DMAy Channelx will be used in memory-to-memory transfer.
|
||||||
|
This parameter can be a value of @ref DMA_memory_to_memory */
|
||||||
|
}DMA_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_DMA_ALL_PERIPH(PERIPH) (((PERIPH) == DMA1_Channel1) || \
|
||||||
|
((PERIPH) == DMA1_Channel2) || \
|
||||||
|
((PERIPH) == DMA1_Channel3) || \
|
||||||
|
((PERIPH) == DMA1_Channel4) || \
|
||||||
|
((PERIPH) == DMA1_Channel5) || \
|
||||||
|
((PERIPH) == DMA1_Channel6) || \
|
||||||
|
((PERIPH) == DMA1_Channel7))
|
||||||
|
|
||||||
|
/** @defgroup DMA_data_transfer_direction
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_DIR_PeripheralSRC ((uint32_t)0x00000000)
|
||||||
|
#define DMA_DIR_PeripheralDST DMA_CCR_DIR
|
||||||
|
|
||||||
|
#define IS_DMA_DIR(DIR) (((DIR) == DMA_DIR_PeripheralSRC) || \
|
||||||
|
((DIR) == DMA_DIR_PeripheralDST))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_peripheral_incremented_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_PeripheralInc_Disable ((uint32_t)0x00000000)
|
||||||
|
#define DMA_PeripheralInc_Enable DMA_CCR_PINC
|
||||||
|
|
||||||
|
#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PeripheralInc_Disable) || \
|
||||||
|
((STATE) == DMA_PeripheralInc_Enable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_memory_incremented_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_MemoryInc_Disable ((uint32_t)0x00000000)
|
||||||
|
#define DMA_MemoryInc_Enable DMA_CCR_MINC
|
||||||
|
|
||||||
|
#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MemoryInc_Disable) || \
|
||||||
|
((STATE) == DMA_MemoryInc_Enable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_peripheral_data_size
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_PeripheralDataSize_Byte ((uint32_t)0x00000000)
|
||||||
|
#define DMA_PeripheralDataSize_HalfWord DMA_CCR_PSIZE_0
|
||||||
|
#define DMA_PeripheralDataSize_Word DMA_CCR_PSIZE_1
|
||||||
|
|
||||||
|
#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PeripheralDataSize_Byte) || \
|
||||||
|
((SIZE) == DMA_PeripheralDataSize_HalfWord) || \
|
||||||
|
((SIZE) == DMA_PeripheralDataSize_Word))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_memory_data_size
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_MemoryDataSize_Byte ((uint32_t)0x00000000)
|
||||||
|
#define DMA_MemoryDataSize_HalfWord DMA_CCR_MSIZE_0
|
||||||
|
#define DMA_MemoryDataSize_Word DMA_CCR_MSIZE_1
|
||||||
|
|
||||||
|
#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MemoryDataSize_Byte) || \
|
||||||
|
((SIZE) == DMA_MemoryDataSize_HalfWord) || \
|
||||||
|
((SIZE) == DMA_MemoryDataSize_Word))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_circular_normal_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_Mode_Normal ((uint32_t)0x00000000)
|
||||||
|
#define DMA_Mode_Circular DMA_CCR_CIRC
|
||||||
|
|
||||||
|
#define IS_DMA_MODE(MODE) (((MODE) == DMA_Mode_Normal) || ((MODE) == DMA_Mode_Circular))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_priority_level
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_Priority_VeryHigh DMA_CCR_PL
|
||||||
|
#define DMA_Priority_High DMA_CCR_PL_1
|
||||||
|
#define DMA_Priority_Medium DMA_CCR_PL_0
|
||||||
|
#define DMA_Priority_Low ((uint32_t)0x00000000)
|
||||||
|
|
||||||
|
#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_Priority_VeryHigh) || \
|
||||||
|
((PRIORITY) == DMA_Priority_High) || \
|
||||||
|
((PRIORITY) == DMA_Priority_Medium) || \
|
||||||
|
((PRIORITY) == DMA_Priority_Low))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_memory_to_memory
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_M2M_Disable ((uint32_t)0x00000000)
|
||||||
|
#define DMA_M2M_Enable DMA_CCR_MEM2MEM
|
||||||
|
|
||||||
|
#define IS_DMA_M2M_STATE(STATE) (((STATE) == DMA_M2M_Disable) || ((STATE) == DMA_M2M_Enable))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_interrupts_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_IT_TC DMA_CCR_TCIE
|
||||||
|
#define DMA_IT_HT DMA_CCR_HTIE
|
||||||
|
#define DMA_IT_TE DMA_CCR_TEIE
|
||||||
|
|
||||||
|
#define IS_DMA_CONFIG_IT(IT) ((((IT) & 0xFFFFFFF1) == 0x00) && ((IT) != 0x00))
|
||||||
|
|
||||||
|
#define DMA1_IT_GL1 DMA_ISR_GIF1
|
||||||
|
#define DMA1_IT_TC1 DMA_ISR_TCIF1
|
||||||
|
#define DMA1_IT_HT1 DMA_ISR_HTIF1
|
||||||
|
#define DMA1_IT_TE1 DMA_ISR_TEIF1
|
||||||
|
#define DMA1_IT_GL2 DMA_ISR_GIF2
|
||||||
|
#define DMA1_IT_TC2 DMA_ISR_TCIF2
|
||||||
|
#define DMA1_IT_HT2 DMA_ISR_HTIF2
|
||||||
|
#define DMA1_IT_TE2 DMA_ISR_TEIF2
|
||||||
|
#define DMA1_IT_GL3 DMA_ISR_GIF3
|
||||||
|
#define DMA1_IT_TC3 DMA_ISR_TCIF3
|
||||||
|
#define DMA1_IT_HT3 DMA_ISR_HTIF3
|
||||||
|
#define DMA1_IT_TE3 DMA_ISR_TEIF3
|
||||||
|
#define DMA1_IT_GL4 DMA_ISR_GIF4
|
||||||
|
#define DMA1_IT_TC4 DMA_ISR_TCIF4
|
||||||
|
#define DMA1_IT_HT4 DMA_ISR_HTIF4
|
||||||
|
#define DMA1_IT_TE4 DMA_ISR_TEIF4
|
||||||
|
#define DMA1_IT_GL5 DMA_ISR_GIF5
|
||||||
|
#define DMA1_IT_TC5 DMA_ISR_TCIF5
|
||||||
|
#define DMA1_IT_HT5 DMA_ISR_HTIF5
|
||||||
|
#define DMA1_IT_TE5 DMA_ISR_TEIF5
|
||||||
|
#define DMA1_IT_GL6 DMA_ISR_GIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_TC6 DMA_ISR_TCIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_HT6 DMA_ISR_HTIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_TE6 DMA_ISR_TEIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_GL7 DMA_ISR_GIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_TC7 DMA_ISR_TCIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_HT7 DMA_ISR_HTIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_TE7 DMA_ISR_TEIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
#define IS_DMA_CLEAR_IT(IT) ((((IT) & 0xF0000000) == 0x00) && ((IT) != 0x00))
|
||||||
|
|
||||||
|
#define IS_DMA_GET_IT(IT) (((IT) == DMA1_IT_GL1) || ((IT) == DMA1_IT_TC1) || \
|
||||||
|
((IT) == DMA1_IT_HT1) || ((IT) == DMA1_IT_TE1) || \
|
||||||
|
((IT) == DMA1_IT_GL2) || ((IT) == DMA1_IT_TC2) || \
|
||||||
|
((IT) == DMA1_IT_HT2) || ((IT) == DMA1_IT_TE2) || \
|
||||||
|
((IT) == DMA1_IT_GL3) || ((IT) == DMA1_IT_TC3) || \
|
||||||
|
((IT) == DMA1_IT_HT3) || ((IT) == DMA1_IT_TE3) || \
|
||||||
|
((IT) == DMA1_IT_GL4) || ((IT) == DMA1_IT_TC4) || \
|
||||||
|
((IT) == DMA1_IT_HT4) || ((IT) == DMA1_IT_TE4) || \
|
||||||
|
((IT) == DMA1_IT_GL5) || ((IT) == DMA1_IT_TC5) || \
|
||||||
|
((IT) == DMA1_IT_HT5) || ((IT) == DMA1_IT_TE5) || \
|
||||||
|
((IT) == DMA1_IT_GL6) || ((IT) == DMA1_IT_TC6) || \
|
||||||
|
((IT) == DMA1_IT_HT6) || ((IT) == DMA1_IT_TE6) || \
|
||||||
|
((IT) == DMA1_IT_GL7) || ((IT) == DMA1_IT_TC7) || \
|
||||||
|
((IT) == DMA1_IT_HT7) || ((IT) == DMA1_IT_TE7))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_flags_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define DMA1_FLAG_GL1 DMA_ISR_GIF1
|
||||||
|
#define DMA1_FLAG_TC1 DMA_ISR_TCIF1
|
||||||
|
#define DMA1_FLAG_HT1 DMA_ISR_HTIF1
|
||||||
|
#define DMA1_FLAG_TE1 DMA_ISR_TEIF1
|
||||||
|
#define DMA1_FLAG_GL2 DMA_ISR_GIF2
|
||||||
|
#define DMA1_FLAG_TC2 DMA_ISR_TCIF2
|
||||||
|
#define DMA1_FLAG_HT2 DMA_ISR_HTIF2
|
||||||
|
#define DMA1_FLAG_TE2 DMA_ISR_TEIF2
|
||||||
|
#define DMA1_FLAG_GL3 DMA_ISR_GIF3
|
||||||
|
#define DMA1_FLAG_TC3 DMA_ISR_TCIF3
|
||||||
|
#define DMA1_FLAG_HT3 DMA_ISR_HTIF3
|
||||||
|
#define DMA1_FLAG_TE3 DMA_ISR_TEIF3
|
||||||
|
#define DMA1_FLAG_GL4 DMA_ISR_GIF4
|
||||||
|
#define DMA1_FLAG_TC4 DMA_ISR_TCIF4
|
||||||
|
#define DMA1_FLAG_HT4 DMA_ISR_HTIF4
|
||||||
|
#define DMA1_FLAG_TE4 DMA_ISR_TEIF4
|
||||||
|
#define DMA1_FLAG_GL5 DMA_ISR_GIF5
|
||||||
|
#define DMA1_FLAG_TC5 DMA_ISR_TCIF5
|
||||||
|
#define DMA1_FLAG_HT5 DMA_ISR_HTIF5
|
||||||
|
#define DMA1_FLAG_TE5 DMA_ISR_TEIF5
|
||||||
|
#define DMA1_FLAG_GL6 DMA_ISR_GIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_TC6 DMA_ISR_TCIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_HT6 DMA_ISR_HTIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_TE6 DMA_ISR_TEIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_GL7 DMA_ISR_GIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_TC7 DMA_ISR_TCIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_HT7 DMA_ISR_HTIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_TE7 DMA_ISR_TEIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
#define IS_DMA_CLEAR_FLAG(FLAG) ((((FLAG) & 0xF0000000) == 0x00) && ((FLAG) != 0x00))
|
||||||
|
|
||||||
|
#define IS_DMA_GET_FLAG(FLAG) (((FLAG) == DMA1_FLAG_GL1) || ((FLAG) == DMA1_FLAG_TC1) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT1) || ((FLAG) == DMA1_FLAG_TE1) || \
|
||||||
|
((FLAG) == DMA1_FLAG_GL2) || ((FLAG) == DMA1_FLAG_TC2) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT2) || ((FLAG) == DMA1_FLAG_TE2) || \
|
||||||
|
((FLAG) == DMA1_FLAG_GL3) || ((FLAG) == DMA1_FLAG_TC3) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT3) || ((FLAG) == DMA1_FLAG_TE3) || \
|
||||||
|
((FLAG) == DMA1_FLAG_GL4) || ((FLAG) == DMA1_FLAG_TC4) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT4) || ((FLAG) == DMA1_FLAG_TE4) || \
|
||||||
|
((FLAG) == DMA1_FLAG_GL5) || ((FLAG) == DMA1_FLAG_TC5) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT5) || ((FLAG) == DMA1_FLAG_TE5) || \
|
||||||
|
((FLAG) == DMA1_FLAG_GL6) || ((FLAG) == DMA1_FLAG_TC6) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT6) || ((FLAG) == DMA1_FLAG_TE6) || \
|
||||||
|
((FLAG) == DMA1_FLAG_GL7) || ((FLAG) == DMA1_FLAG_TC7) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT7) || ((FLAG) == DMA1_FLAG_TE7))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_Buffer_Size
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the DMA configuration to the default reset state ******/
|
||||||
|
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx);
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct);
|
||||||
|
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct);
|
||||||
|
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Data Counter functions******************************************************/
|
||||||
|
void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber);
|
||||||
|
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState);
|
||||||
|
FlagStatus DMA_GetFlagStatus(uint32_t DMA_FLAG);
|
||||||
|
void DMA_ClearFlag(uint32_t DMA_FLAG);
|
||||||
|
ITStatus DMA_GetITStatus(uint32_t DMA_IT);
|
||||||
|
void DMA_ClearITPendingBit(uint32_t DMA_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__STM32F0XX_DMA_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,216 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_exti.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the EXTI
|
||||||
|
* firmware library
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_EXTI_H
|
||||||
|
#define __STM32F0XX_EXTI_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup EXTI
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief EXTI mode enumeration
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
EXTI_Mode_Interrupt = 0x00,
|
||||||
|
EXTI_Mode_Event = 0x04
|
||||||
|
}EXTIMode_TypeDef;
|
||||||
|
|
||||||
|
#define IS_EXTI_MODE(MODE) (((MODE) == EXTI_Mode_Interrupt) || ((MODE) == EXTI_Mode_Event))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief EXTI Trigger enumeration
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
EXTI_Trigger_Rising = 0x08,
|
||||||
|
EXTI_Trigger_Falling = 0x0C,
|
||||||
|
EXTI_Trigger_Rising_Falling = 0x10
|
||||||
|
}EXTITrigger_TypeDef;
|
||||||
|
|
||||||
|
#define IS_EXTI_TRIGGER(TRIGGER) (((TRIGGER) == EXTI_Trigger_Rising) || \
|
||||||
|
((TRIGGER) == EXTI_Trigger_Falling) || \
|
||||||
|
((TRIGGER) == EXTI_Trigger_Rising_Falling))
|
||||||
|
/**
|
||||||
|
* @brief EXTI Init Structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t EXTI_Line; /*!< Specifies the EXTI lines to be enabled or disabled.
|
||||||
|
This parameter can be any combination of @ref EXTI_Lines */
|
||||||
|
|
||||||
|
EXTIMode_TypeDef EXTI_Mode; /*!< Specifies the mode for the EXTI lines.
|
||||||
|
This parameter can be a value of @ref EXTIMode_TypeDef */
|
||||||
|
|
||||||
|
EXTITrigger_TypeDef EXTI_Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines.
|
||||||
|
This parameter can be a value of @ref EXTIMode_TypeDef */
|
||||||
|
|
||||||
|
FunctionalState EXTI_LineCmd; /*!< Specifies the new state of the selected EXTI lines.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE */
|
||||||
|
}EXTI_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup EXTI_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/** @defgroup EXTI_Lines
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define EXTI_Line0 ((uint32_t)0x00000001) /*!< External interrupt line 0 */
|
||||||
|
#define EXTI_Line1 ((uint32_t)0x00000002) /*!< External interrupt line 1 */
|
||||||
|
#define EXTI_Line2 ((uint32_t)0x00000004) /*!< External interrupt line 2 */
|
||||||
|
#define EXTI_Line3 ((uint32_t)0x00000008) /*!< External interrupt line 3 */
|
||||||
|
#define EXTI_Line4 ((uint32_t)0x00000010) /*!< External interrupt line 4 */
|
||||||
|
#define EXTI_Line5 ((uint32_t)0x00000020) /*!< External interrupt line 5 */
|
||||||
|
#define EXTI_Line6 ((uint32_t)0x00000040) /*!< External interrupt line 6 */
|
||||||
|
#define EXTI_Line7 ((uint32_t)0x00000080) /*!< External interrupt line 7 */
|
||||||
|
#define EXTI_Line8 ((uint32_t)0x00000100) /*!< External interrupt line 8 */
|
||||||
|
#define EXTI_Line9 ((uint32_t)0x00000200) /*!< External interrupt line 9 */
|
||||||
|
#define EXTI_Line10 ((uint32_t)0x00000400) /*!< External interrupt line 10 */
|
||||||
|
#define EXTI_Line11 ((uint32_t)0x00000800) /*!< External interrupt line 11 */
|
||||||
|
#define EXTI_Line12 ((uint32_t)0x00001000) /*!< External interrupt line 12 */
|
||||||
|
#define EXTI_Line13 ((uint32_t)0x00002000) /*!< External interrupt line 13 */
|
||||||
|
#define EXTI_Line14 ((uint32_t)0x00004000) /*!< External interrupt line 14 */
|
||||||
|
#define EXTI_Line15 ((uint32_t)0x00008000) /*!< External interrupt line 15 */
|
||||||
|
#define EXTI_Line16 ((uint32_t)0x00010000) /*!< External interrupt line 16
|
||||||
|
Connected to the PVD Output,
|
||||||
|
not applicable for STM32F030 devices */
|
||||||
|
#define EXTI_Line17 ((uint32_t)0x00020000) /*!< Internal interrupt line 17
|
||||||
|
Connected to the RTC Alarm
|
||||||
|
event */
|
||||||
|
#define EXTI_Line18 ((uint32_t)0x00040000) /*!< Internal interrupt line 18
|
||||||
|
Connected to the USB
|
||||||
|
event, only applicable for
|
||||||
|
STM32F072 devices */
|
||||||
|
#define EXTI_Line19 ((uint32_t)0x00080000) /*!< Internal interrupt line 19
|
||||||
|
Connected to the RTC Tamper
|
||||||
|
and Time Stamp events */
|
||||||
|
#define EXTI_Line20 ((uint32_t)0x00100000) /*!< Internal interrupt line 20
|
||||||
|
Connected to the RTC wakeup
|
||||||
|
event, only applicable for
|
||||||
|
STM32F072 devices */
|
||||||
|
#define EXTI_Line21 ((uint32_t)0x00200000) /*!< Internal interrupt line 21
|
||||||
|
Connected to the Comparator 1
|
||||||
|
event, only applicable for STM32F051
|
||||||
|
ans STM32F072 devices */
|
||||||
|
#define EXTI_Line22 ((uint32_t)0x00400000) /*!< Internal interrupt line 22
|
||||||
|
Connected to the Comparator 2
|
||||||
|
event, only applicable for STM32F051
|
||||||
|
and STM32F072 devices */
|
||||||
|
#define EXTI_Line23 ((uint32_t)0x00800000) /*!< Internal interrupt line 23
|
||||||
|
Connected to the I2C1 wakeup
|
||||||
|
event, not applicable for STM32F030 devices */
|
||||||
|
#define EXTI_Line25 ((uint32_t)0x02000000) /*!< Internal interrupt line 25
|
||||||
|
Connected to the USART1 wakeup
|
||||||
|
event, not applicable for STM32F030 devices */
|
||||||
|
#define EXTI_Line26 ((uint32_t)0x04000000) /*!< Internal interrupt line 26
|
||||||
|
Connected to the USART2 wakeup
|
||||||
|
event, applicable only for
|
||||||
|
STM32F072 devices */
|
||||||
|
#define EXTI_Line27 ((uint32_t)0x08000000) /*!< Internal interrupt line 27
|
||||||
|
Connected to the CEC wakeup
|
||||||
|
event, applicable only for STM32F051
|
||||||
|
and STM32F072 devices */
|
||||||
|
#define EXTI_Line31 ((uint32_t)0x80000000) /*!< Internal interrupt line 31
|
||||||
|
Connected to the VDD USB monitor
|
||||||
|
event, applicable only for
|
||||||
|
STM32F072 devices */
|
||||||
|
#define IS_EXTI_LINE(LINE) ((((LINE) & (uint32_t)0x71000000) == 0x00) && ((LINE) != (uint16_t)0x00))
|
||||||
|
|
||||||
|
#define IS_GET_EXTI_LINE(LINE) (((LINE) == EXTI_Line0) || ((LINE) == EXTI_Line1) || \
|
||||||
|
((LINE) == EXTI_Line2) || ((LINE) == EXTI_Line3) || \
|
||||||
|
((LINE) == EXTI_Line4) || ((LINE) == EXTI_Line5) || \
|
||||||
|
((LINE) == EXTI_Line6) || ((LINE) == EXTI_Line7) || \
|
||||||
|
((LINE) == EXTI_Line8) || ((LINE) == EXTI_Line9) || \
|
||||||
|
((LINE) == EXTI_Line10) || ((LINE) == EXTI_Line11) || \
|
||||||
|
((LINE) == EXTI_Line12) || ((LINE) == EXTI_Line13) || \
|
||||||
|
((LINE) == EXTI_Line14) || ((LINE) == EXTI_Line15) || \
|
||||||
|
((LINE) == EXTI_Line16) || ((LINE) == EXTI_Line17) || \
|
||||||
|
((LINE) == EXTI_Line18) || ((LINE) == EXTI_Line19) || \
|
||||||
|
((LINE) == EXTI_Line20) || ((LINE) == EXTI_Line21) || \
|
||||||
|
((LINE) == EXTI_Line22) || ((LINE) == EXTI_Line23) || \
|
||||||
|
((LINE) == EXTI_Line25) || ((LINE) == EXTI_Line26) || \
|
||||||
|
((LINE) == EXTI_Line27) || ((LINE) == EXTI_Line31))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
/* Function used to set the EXTI configuration to the default reset state *****/
|
||||||
|
void EXTI_DeInit(void);
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct);
|
||||||
|
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct);
|
||||||
|
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line);
|
||||||
|
void EXTI_ClearFlag(uint32_t EXTI_Line);
|
||||||
|
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line);
|
||||||
|
void EXTI_ClearITPendingBit(uint32_t EXTI_Line);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_EXTI_H */
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,430 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_flash.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the FLASH
|
||||||
|
* firmware library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_FLASH_H
|
||||||
|
#define __STM32F0XX_FLASH_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup FLASH
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief FLASH Status
|
||||||
|
*/
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
FLASH_BUSY = 1,
|
||||||
|
FLASH_ERROR_WRP,
|
||||||
|
FLASH_ERROR_PROGRAM,
|
||||||
|
FLASH_COMPLETE,
|
||||||
|
FLASH_TIMEOUT
|
||||||
|
}FLASH_Status;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Latency
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define FLASH_Latency_0 ((uint32_t)0x00000000) /*!< FLASH Zero Latency cycle */
|
||||||
|
#define FLASH_Latency_1 FLASH_ACR_LATENCY /*!< FLASH One Latency cycle */
|
||||||
|
|
||||||
|
#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_Latency_0) || \
|
||||||
|
((LATENCY) == FLASH_Latency_1))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Interrupts
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define FLASH_IT_EOP FLASH_CR_EOPIE /*!< End of programming interrupt source */
|
||||||
|
#define FLASH_IT_ERR FLASH_CR_ERRIE /*!< Error interrupt source */
|
||||||
|
#define IS_FLASH_IT(IT) ((((IT) & (uint32_t)0xFFFFEBFF) == 0x00000000) && (((IT) != 0x00000000)))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Address
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#ifndef STM32F072
|
||||||
|
#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0800FFFF))
|
||||||
|
#else
|
||||||
|
#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0801FFFF))
|
||||||
|
#endif /* STM32F072 */
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_OB_DATA_ADDRESS
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_OB_DATA_ADDRESS(ADDRESS) (((ADDRESS) == 0x1FFFF804) || ((ADDRESS) == 0x1FFFF806))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_Write_Protection
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef STM32F072
|
||||||
|
|
||||||
|
#define OB_WRP_Pages0to3 ((uint32_t)0x00000001) /* Write protection of page 0 to 3 */
|
||||||
|
#define OB_WRP_Pages4to7 ((uint32_t)0x00000002) /* Write protection of page 4 to 7 */
|
||||||
|
#define OB_WRP_Pages8to11 ((uint32_t)0x00000004) /* Write protection of page 8 to 11 */
|
||||||
|
#define OB_WRP_Pages12to15 ((uint32_t)0x00000008) /* Write protection of page 12 to 15 */
|
||||||
|
#define OB_WRP_Pages16to19 ((uint32_t)0x00000010) /* Write protection of page 16 to 19 */
|
||||||
|
#define OB_WRP_Pages20to23 ((uint32_t)0x00000020) /* Write protection of page 20 to 23 */
|
||||||
|
#define OB_WRP_Pages24to27 ((uint32_t)0x00000040) /* Write protection of page 24 to 27 */
|
||||||
|
#define OB_WRP_Pages28to31 ((uint32_t)0x00000080) /* Write protection of page 28 to 31 */
|
||||||
|
#define OB_WRP_Pages32to35 ((uint32_t)0x00000100) /* Write protection of page 32 to 35 */
|
||||||
|
#define OB_WRP_Pages36to39 ((uint32_t)0x00000200) /* Write protection of page 36 to 39 */
|
||||||
|
#define OB_WRP_Pages40to43 ((uint32_t)0x00000400) /* Write protection of page 40 to 43 */
|
||||||
|
#define OB_WRP_Pages44to47 ((uint32_t)0x00000800) /* Write protection of page 44 to 47 */
|
||||||
|
#define OB_WRP_Pages48to51 ((uint32_t)0x00001000) /* Write protection of page 48 to 51 */
|
||||||
|
#define OB_WRP_Pages52to55 ((uint32_t)0x00002000) /* Write protection of page 52 to 55 */
|
||||||
|
#define OB_WRP_Pages56to59 ((uint32_t)0x00004000) /* Write protection of page 56 to 59 */
|
||||||
|
#define OB_WRP_Pages60to63 ((uint32_t)0x00008000) /* Write protection of page 60 to 63 */
|
||||||
|
|
||||||
|
#define OB_WRP_AllPages ((uint32_t)0x0000FFFF) /*!< Write protection of all Sectors */
|
||||||
|
|
||||||
|
#define IS_OB_WRP(PAGE) (((PAGE) != 0x0000000))
|
||||||
|
|
||||||
|
#else
|
||||||
|
|
||||||
|
#define OB_WRP_Pages0to1 ((uint32_t)0x00000001) /* Write protection of page 0 to 1 */
|
||||||
|
#define OB_WRP_Pages2to3 ((uint32_t)0x00000002) /* Write protection of page 2 to 3 */
|
||||||
|
#define OB_WRP_Pages4to5 ((uint32_t)0x00000004) /* Write protection of page 4 to 5 */
|
||||||
|
#define OB_WRP_Pages6to7 ((uint32_t)0x00000008) /* Write protection of page 6 to 7 */
|
||||||
|
#define OB_WRP_Pages8to9 ((uint32_t)0x00000010) /* Write protection of page 8 to 9 */
|
||||||
|
#define OB_WRP_Pages10to11 ((uint32_t)0x00000020) /* Write protection of page 10 to 11 */
|
||||||
|
#define OB_WRP_Pages12to13 ((uint32_t)0x00000040) /* Write protection of page 12 to 13 */
|
||||||
|
#define OB_WRP_Pages14to15 ((uint32_t)0x00000080) /* Write protection of page 14 to 15 */
|
||||||
|
#define OB_WRP_Pages16to17 ((uint32_t)0x00000100) /* Write protection of page 16 to 17 */
|
||||||
|
#define OB_WRP_Pages18to19 ((uint32_t)0x00000200) /* Write protection of page 18 to 19 */
|
||||||
|
#define OB_WRP_Pages20to21 ((uint32_t)0x00000400) /* Write protection of page 20 to 21 */
|
||||||
|
#define OB_WRP_Pages22to23 ((uint32_t)0x00000800) /* Write protection of page 22 to 23 */
|
||||||
|
#define OB_WRP_Pages24to25 ((uint32_t)0x00001000) /* Write protection of page 24 to 25 */
|
||||||
|
#define OB_WRP_Pages26to27 ((uint32_t)0x00002000) /* Write protection of page 26 to 27 */
|
||||||
|
#define OB_WRP_Pages28to29 ((uint32_t)0x00004000) /* Write protection of page 28 to 29 */
|
||||||
|
#define OB_WRP_Pages30to31 ((uint32_t)0x00008000) /* Write protection of page 30 to 31 */
|
||||||
|
#define OB_WRP_Pages32to33 ((uint32_t)0x00010000) /* Write protection of page 32 to 33 */
|
||||||
|
#define OB_WRP_Pages34to35 ((uint32_t)0x00020000) /* Write protection of page 34 to 35 */
|
||||||
|
#define OB_WRP_Pages36to37 ((uint32_t)0x00040000) /* Write protection of page 36 to 37 */
|
||||||
|
#define OB_WRP_Pages38to39 ((uint32_t)0x00080000) /* Write protection of page 38 to 39 */
|
||||||
|
#define OB_WRP_Pages40to41 ((uint32_t)0x00100000) /* Write protection of page 40 to 41 */
|
||||||
|
#define OB_WRP_Pages42to43 ((uint32_t)0x00200000) /* Write protection of page 42 to 43 */
|
||||||
|
#define OB_WRP_Pages44to45 ((uint32_t)0x00400000) /* Write protection of page 44 to 45 */
|
||||||
|
#define OB_WRP_Pages46to47 ((uint32_t)0x00800000) /* Write protection of page 46 to 47 */
|
||||||
|
#define OB_WRP_Pages48to49 ((uint32_t)0x01000000) /* Write protection of page 48 to 49 */
|
||||||
|
#define OB_WRP_Pages50to51 ((uint32_t)0x02000000) /* Write protection of page 50 to 51 */
|
||||||
|
#define OB_WRP_Pages52to53 ((uint32_t)0x04000000) /* Write protection of page 52 to 53 */
|
||||||
|
#define OB_WRP_Pages54to55 ((uint32_t)0x08000000) /* Write protection of page 54 to 55 */
|
||||||
|
#define OB_WRP_Pages56to57 ((uint32_t)0x10000000) /* Write protection of page 56 to 57 */
|
||||||
|
#define OB_WRP_Pages58to59 ((uint32_t)0x20000000) /* Write protection of page 58 to 59 */
|
||||||
|
#define OB_WRP_Pages60to61 ((uint32_t)0x40000000) /* Write protection of page 60 to 61 */
|
||||||
|
#define OB_WRP_Pages62to63 ((uint32_t)0x80000000) /* Write protection of page 62 to 63 */
|
||||||
|
|
||||||
|
#define OB_WRP_AllPages ((uint32_t)0xFFFFFFFF) /*!< Write protection of all Sectors */
|
||||||
|
|
||||||
|
#define IS_OB_WRP(PAGE) (((PAGE) != 0x0000000))
|
||||||
|
|
||||||
|
#endif /* STM32F072 */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_Read_Protection
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief FLASH_Read Protection Level
|
||||||
|
*/
|
||||||
|
#define OB_RDP_Level_0 ((uint8_t)0xAA)
|
||||||
|
#define OB_RDP_Level_1 ((uint8_t)0xBB)
|
||||||
|
/*#define OB_RDP_Level_2 ((uint8_t)0xCC)*/ /* Warning: When enabling read protection level 2
|
||||||
|
it's no more possible to go back to level 1 or 0 */
|
||||||
|
|
||||||
|
#define IS_OB_RDP(LEVEL) (((LEVEL) == OB_RDP_Level_0)||\
|
||||||
|
((LEVEL) == OB_RDP_Level_1))/*||\
|
||||||
|
((LEVEL) == OB_RDP_Level_2))*/
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_IWatchdog
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_IWDG_SW ((uint8_t)0x01) /*!< Software IWDG selected */
|
||||||
|
#define OB_IWDG_HW ((uint8_t)0x00) /*!< Hardware IWDG selected */
|
||||||
|
#define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_nRST_STOP
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_STOP_NoRST ((uint8_t)0x02) /*!< No reset generated when entering in STOP */
|
||||||
|
#define OB_STOP_RST ((uint8_t)0x00) /*!< Reset generated when entering in STOP */
|
||||||
|
#define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NoRST) || ((SOURCE) == OB_STOP_RST))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_nRST_STDBY
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_STDBY_NoRST ((uint8_t)0x04) /*!< No reset generated when entering in STANDBY */
|
||||||
|
#define OB_STDBY_RST ((uint8_t)0x00) /*!< Reset generated when entering in STANDBY */
|
||||||
|
#define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NoRST) || ((SOURCE) == OB_STDBY_RST))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_BOOT1
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_BOOT1_RESET ((uint8_t)0x00) /*!< BOOT1 Reset */
|
||||||
|
#define OB_BOOT1_SET ((uint8_t)0x10) /*!< BOOT1 Set */
|
||||||
|
#define IS_OB_BOOT1(BOOT1) (((BOOT1) == OB_BOOT1_RESET) || ((BOOT1) == OB_BOOT1_SET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_BOOT0
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_BOOT0_RESET ((uint8_t)0x00) /*!< BOOT0 Reset */
|
||||||
|
#define OB_BOOT0_SET ((uint8_t)0x08) /*!< BOOT0 Set */
|
||||||
|
#define IS_OB_BOOT0(BOOT0) (((BOOT0) == OB_BOOT0_RESET) || ((BOOT0) == OB_BOOT0_SET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_BOOT0SW
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_BOOT0_SW ((uint8_t)0x00) /*!< BOOT0 pin disabled */
|
||||||
|
#define OB_BOOT0_HW ((uint8_t)0x80) /*!< BOOT0 pin bonded with GPIO */
|
||||||
|
#define IS_OB_BOOT0SW(BOOT0) (((BOOT0) == OB_BOOT0_SW) || ((BOOT0) == OB_BOOT0_HW))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_VDDA_Analog_Monitoring
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_VDDA_ANALOG_ON ((uint8_t)0x20) /*!< Analog monitoring on VDDA Power source ON */
|
||||||
|
#define OB_VDDA_ANALOG_OFF ((uint8_t)0x00) /*!< Analog monitoring on VDDA Power source OFF */
|
||||||
|
|
||||||
|
#define IS_OB_VDDA_ANALOG(ANALOG) (((ANALOG) == OB_VDDA_ANALOG_ON) || ((ANALOG) == OB_VDDA_ANALOG_OFF))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_SRAM_Parity_Enable
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_SRAM_PARITY_SET ((uint8_t)0x00) /*!< SRAM parity enable Set */
|
||||||
|
#define OB_SRAM_PARITY_RESET ((uint8_t)0x40) /*!< SRAM parity enable reset */
|
||||||
|
|
||||||
|
#define IS_OB_SRAM_PARITY(PARITY) (((PARITY) == OB_SRAM_PARITY_SET) || ((PARITY) == OB_SRAM_PARITY_RESET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Flags
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define FLASH_FLAG_BSY FLASH_SR_BSY /*!< FLASH Busy flag */
|
||||||
|
#define FLASH_FLAG_PGERR FLASH_SR_PGERR /*!< FLASH Programming error flag */
|
||||||
|
#define FLASH_FLAG_WRPERR FLASH_SR_WRPERR /*!< FLASH Write protected error flag */
|
||||||
|
#define FLASH_FLAG_EOP FLASH_SR_EOP /*!< FLASH End of Programming flag */
|
||||||
|
|
||||||
|
#define IS_FLASH_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFFCB) == 0x00000000) && ((FLAG) != 0x00000000))
|
||||||
|
|
||||||
|
#define IS_FLASH_GET_FLAG(FLAG) (((FLAG) == FLASH_FLAG_BSY) || ((FLAG) == FLASH_FLAG_PGERR) || \
|
||||||
|
((FLAG) == FLASH_FLAG_WRPERR) || ((FLAG) == FLASH_FLAG_EOP))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Timeout_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define FLASH_ER_PRG_TIMEOUT ((uint32_t)0x000B0000)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Legacy
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define FLASH_WRProt_Pages0to3 OB_WRP_Pages0to3
|
||||||
|
#define FLASH_WRProt_Pages4to7 OB_WRP_Pages4to7
|
||||||
|
#define FLASH_WRProt_Pages8to11 OB_WRP_Pages8to11
|
||||||
|
#define FLASH_WRProt_Pages12to15 OB_WRP_Pages12to15
|
||||||
|
#define FLASH_WRProt_Pages16to19 OB_WRP_Pages16to19
|
||||||
|
#define FLASH_WRProt_Pages20to23 OB_WRP_Pages20to23
|
||||||
|
#define FLASH_WRProt_Pages24to27 OB_WRP_Pages24to27
|
||||||
|
#define FLASH_WRProt_Pages28to31 OB_WRP_Pages28to31
|
||||||
|
#define FLASH_WRProt_Pages32to35 OB_WRP_Pages32to35
|
||||||
|
#define FLASH_WRProt_Pages36to39 OB_WRP_Pages36to39
|
||||||
|
#define FLASH_WRProt_Pages40to43 OB_WRP_Pages40to21
|
||||||
|
#define FLASH_WRProt_Pages44to47 OB_WRP_Pages44to23
|
||||||
|
#define FLASH_WRProt_Pages48to51 OB_WRP_Pages48to51
|
||||||
|
#define FLASH_WRProt_Pages52to55 OB_WRP_Pages52to55
|
||||||
|
#define FLASH_WRProt_Pages56to59 OB_WRP_Pages56to59
|
||||||
|
#define FLASH_WRProt_Pages60to63 OB_WRP_Pages60to63
|
||||||
|
|
||||||
|
|
||||||
|
#define FLASH_WRProt_AllPages OB_WRP_AllPages
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief FLASH memory functions that can be executed from FLASH.
|
||||||
|
*/
|
||||||
|
/* FLASH Interface configuration functions ************************************/
|
||||||
|
void FLASH_SetLatency(uint32_t FLASH_Latency);
|
||||||
|
void FLASH_PrefetchBufferCmd(FunctionalState NewState);
|
||||||
|
FlagStatus FLASH_GetPrefetchBufferStatus(void);
|
||||||
|
|
||||||
|
/* FLASH Memory Programming functions *****************************************/
|
||||||
|
void FLASH_Unlock(void);
|
||||||
|
void FLASH_Lock(void);
|
||||||
|
FLASH_Status FLASH_ErasePage(uint32_t Page_Address);
|
||||||
|
FLASH_Status FLASH_EraseAllPages(void);
|
||||||
|
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data);
|
||||||
|
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data);
|
||||||
|
|
||||||
|
/* FLASH Option Bytes Programming functions *****************************************/
|
||||||
|
void FLASH_OB_Unlock(void);
|
||||||
|
void FLASH_OB_Lock(void);
|
||||||
|
void FLASH_OB_Launch(void);
|
||||||
|
FLASH_Status FLASH_OB_Erase(void);
|
||||||
|
FLASH_Status FLASH_OB_EnableWRP(uint32_t OB_WRP);
|
||||||
|
FLASH_Status FLASH_OB_RDPConfig(uint8_t OB_RDP);
|
||||||
|
FLASH_Status FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY);
|
||||||
|
FLASH_Status FLASH_OB_BOOTConfig(uint8_t OB_BOOT1);
|
||||||
|
FLASH_Status FLASH_OB_BOOT0Config(uint8_t OB_BOOT0);
|
||||||
|
FLASH_Status FLASH_OB_BOOT0SWConfig(uint8_t OB_BOOT0SW);
|
||||||
|
FLASH_Status FLASH_OB_VDDAConfig(uint8_t OB_VDDA_ANALOG);
|
||||||
|
FLASH_Status FLASH_OB_SRAMParityConfig(uint8_t OB_SRAM_Parity);
|
||||||
|
FLASH_Status FLASH_OB_WriteUser(uint8_t OB_USER);
|
||||||
|
FLASH_Status FLASH_OB_ProgramData(uint32_t Address, uint8_t Data);
|
||||||
|
uint8_t FLASH_OB_GetUser(void);
|
||||||
|
uint32_t FLASH_OB_GetWRP(void);
|
||||||
|
FlagStatus FLASH_OB_GetRDP(void);
|
||||||
|
|
||||||
|
/* FLASH Interrupts and flags management functions **********************************/
|
||||||
|
void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState);
|
||||||
|
FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG);
|
||||||
|
void FLASH_ClearFlag(uint32_t FLASH_FLAG);
|
||||||
|
FLASH_Status FLASH_GetStatus(void);
|
||||||
|
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout);
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Legacy
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define FLASH_EraseOptionBytes FLASH_OB_Erase
|
||||||
|
#define FLASH_EnableWriteProtection FLASH_OB_EnableWRP
|
||||||
|
#define FLASH_UserOptionByteConfig FLASH_OB_UserConfig
|
||||||
|
#define FLASH_ProgramOptionByteData FLASH_OB_ProgramData
|
||||||
|
#define FLASH_GetUserOptionByte FLASH_OB_GetUser
|
||||||
|
#define FLASH_GetWriteProtectionOptionByte FLASH_OB_GetWRP
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_FLASH_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,358 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_gpio.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the GPIO
|
||||||
|
* firmware library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_GPIO_H
|
||||||
|
#define __STM32F0XX_GPIO_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup GPIO
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
#define IS_GPIO_ALL_PERIPH(PERIPH) (((PERIPH) == GPIOA) || \
|
||||||
|
((PERIPH) == GPIOB) || \
|
||||||
|
((PERIPH) == GPIOC) || \
|
||||||
|
((PERIPH) == GPIOD) || \
|
||||||
|
((PERIPH) == GPIOE) || \
|
||||||
|
((PERIPH) == GPIOF))
|
||||||
|
|
||||||
|
#define IS_GPIO_LIST_PERIPH(PERIPH) (((PERIPH) == GPIOA) || \
|
||||||
|
((PERIPH) == GPIOB))
|
||||||
|
|
||||||
|
/** @defgroup Configuration_Mode_enumeration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
GPIO_Mode_IN = 0x00, /*!< GPIO Input Mode */
|
||||||
|
GPIO_Mode_OUT = 0x01, /*!< GPIO Output Mode */
|
||||||
|
GPIO_Mode_AF = 0x02, /*!< GPIO Alternate function Mode */
|
||||||
|
GPIO_Mode_AN = 0x03 /*!< GPIO Analog In/Out Mode */
|
||||||
|
}GPIOMode_TypeDef;
|
||||||
|
|
||||||
|
#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_Mode_IN)|| ((MODE) == GPIO_Mode_OUT) || \
|
||||||
|
((MODE) == GPIO_Mode_AF)|| ((MODE) == GPIO_Mode_AN))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup Output_type_enumeration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
GPIO_OType_PP = 0x00,
|
||||||
|
GPIO_OType_OD = 0x01
|
||||||
|
}GPIOOType_TypeDef;
|
||||||
|
|
||||||
|
#define IS_GPIO_OTYPE(OTYPE) (((OTYPE) == GPIO_OType_PP) || ((OTYPE) == GPIO_OType_OD))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup Output_Maximum_frequency_enumeration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
GPIO_Speed_Level_1 = 0x00, /*!< I/O output speed: Low 2 MHz */
|
||||||
|
GPIO_Speed_Level_2 = 0x01, /*!< I/O output speed: Medium 10 MHz */
|
||||||
|
GPIO_Speed_Level_3 = 0x03 /*!< I/O output speed: High 50 MHz */
|
||||||
|
}GPIOSpeed_TypeDef;
|
||||||
|
|
||||||
|
#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_Speed_Level_1) || ((SPEED) == GPIO_Speed_Level_2) || \
|
||||||
|
((SPEED) == GPIO_Speed_Level_3))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup Configuration_Pull-Up_Pull-Down_enumeration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
GPIO_PuPd_NOPULL = 0x00,
|
||||||
|
GPIO_PuPd_UP = 0x01,
|
||||||
|
GPIO_PuPd_DOWN = 0x02
|
||||||
|
}GPIOPuPd_TypeDef;
|
||||||
|
|
||||||
|
#define IS_GPIO_PUPD(PUPD) (((PUPD) == GPIO_PuPd_NOPULL) || ((PUPD) == GPIO_PuPd_UP) || \
|
||||||
|
((PUPD) == GPIO_PuPd_DOWN))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup Bit_SET_and_Bit_RESET_enumeration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
Bit_RESET = 0,
|
||||||
|
Bit_SET
|
||||||
|
}BitAction;
|
||||||
|
|
||||||
|
#define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief GPIO Init structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t GPIO_Pin; /*!< Specifies the GPIO pins to be configured.
|
||||||
|
This parameter can be any value of @ref GPIO_pins_define */
|
||||||
|
|
||||||
|
GPIOMode_TypeDef GPIO_Mode; /*!< Specifies the operating mode for the selected pins.
|
||||||
|
This parameter can be a value of @ref GPIOMode_TypeDef */
|
||||||
|
|
||||||
|
GPIOSpeed_TypeDef GPIO_Speed; /*!< Specifies the speed for the selected pins.
|
||||||
|
This parameter can be a value of @ref GPIOSpeed_TypeDef */
|
||||||
|
|
||||||
|
GPIOOType_TypeDef GPIO_OType; /*!< Specifies the operating output type for the selected pins.
|
||||||
|
This parameter can be a value of @ref GPIOOType_TypeDef */
|
||||||
|
|
||||||
|
GPIOPuPd_TypeDef GPIO_PuPd; /*!< Specifies the operating Pull-up/Pull down for the selected pins.
|
||||||
|
This parameter can be a value of @ref GPIOPuPd_TypeDef */
|
||||||
|
}GPIO_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_pins_define
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define GPIO_Pin_0 ((uint16_t)0x0001) /*!< Pin 0 selected */
|
||||||
|
#define GPIO_Pin_1 ((uint16_t)0x0002) /*!< Pin 1 selected */
|
||||||
|
#define GPIO_Pin_2 ((uint16_t)0x0004) /*!< Pin 2 selected */
|
||||||
|
#define GPIO_Pin_3 ((uint16_t)0x0008) /*!< Pin 3 selected */
|
||||||
|
#define GPIO_Pin_4 ((uint16_t)0x0010) /*!< Pin 4 selected */
|
||||||
|
#define GPIO_Pin_5 ((uint16_t)0x0020) /*!< Pin 5 selected */
|
||||||
|
#define GPIO_Pin_6 ((uint16_t)0x0040) /*!< Pin 6 selected */
|
||||||
|
#define GPIO_Pin_7 ((uint16_t)0x0080) /*!< Pin 7 selected */
|
||||||
|
#define GPIO_Pin_8 ((uint16_t)0x0100) /*!< Pin 8 selected */
|
||||||
|
#define GPIO_Pin_9 ((uint16_t)0x0200) /*!< Pin 9 selected */
|
||||||
|
#define GPIO_Pin_10 ((uint16_t)0x0400) /*!< Pin 10 selected */
|
||||||
|
#define GPIO_Pin_11 ((uint16_t)0x0800) /*!< Pin 11 selected */
|
||||||
|
#define GPIO_Pin_12 ((uint16_t)0x1000) /*!< Pin 12 selected */
|
||||||
|
#define GPIO_Pin_13 ((uint16_t)0x2000) /*!< Pin 13 selected */
|
||||||
|
#define GPIO_Pin_14 ((uint16_t)0x4000) /*!< Pin 14 selected */
|
||||||
|
#define GPIO_Pin_15 ((uint16_t)0x8000) /*!< Pin 15 selected */
|
||||||
|
#define GPIO_Pin_All ((uint16_t)0xFFFF) /*!< All pins selected */
|
||||||
|
|
||||||
|
#define IS_GPIO_PIN(PIN) ((PIN) != (uint16_t)0x00)
|
||||||
|
|
||||||
|
#define IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || \
|
||||||
|
((PIN) == GPIO_Pin_1) || \
|
||||||
|
((PIN) == GPIO_Pin_2) || \
|
||||||
|
((PIN) == GPIO_Pin_3) || \
|
||||||
|
((PIN) == GPIO_Pin_4) || \
|
||||||
|
((PIN) == GPIO_Pin_5) || \
|
||||||
|
((PIN) == GPIO_Pin_6) || \
|
||||||
|
((PIN) == GPIO_Pin_7) || \
|
||||||
|
((PIN) == GPIO_Pin_8) || \
|
||||||
|
((PIN) == GPIO_Pin_9) || \
|
||||||
|
((PIN) == GPIO_Pin_10) || \
|
||||||
|
((PIN) == GPIO_Pin_11) || \
|
||||||
|
((PIN) == GPIO_Pin_12) || \
|
||||||
|
((PIN) == GPIO_Pin_13) || \
|
||||||
|
((PIN) == GPIO_Pin_14) || \
|
||||||
|
((PIN) == GPIO_Pin_15))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_Pin_sources
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define GPIO_PinSource0 ((uint8_t)0x00)
|
||||||
|
#define GPIO_PinSource1 ((uint8_t)0x01)
|
||||||
|
#define GPIO_PinSource2 ((uint8_t)0x02)
|
||||||
|
#define GPIO_PinSource3 ((uint8_t)0x03)
|
||||||
|
#define GPIO_PinSource4 ((uint8_t)0x04)
|
||||||
|
#define GPIO_PinSource5 ((uint8_t)0x05)
|
||||||
|
#define GPIO_PinSource6 ((uint8_t)0x06)
|
||||||
|
#define GPIO_PinSource7 ((uint8_t)0x07)
|
||||||
|
#define GPIO_PinSource8 ((uint8_t)0x08)
|
||||||
|
#define GPIO_PinSource9 ((uint8_t)0x09)
|
||||||
|
#define GPIO_PinSource10 ((uint8_t)0x0A)
|
||||||
|
#define GPIO_PinSource11 ((uint8_t)0x0B)
|
||||||
|
#define GPIO_PinSource12 ((uint8_t)0x0C)
|
||||||
|
#define GPIO_PinSource13 ((uint8_t)0x0D)
|
||||||
|
#define GPIO_PinSource14 ((uint8_t)0x0E)
|
||||||
|
#define GPIO_PinSource15 ((uint8_t)0x0F)
|
||||||
|
|
||||||
|
#define IS_GPIO_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == GPIO_PinSource0) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource1) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource2) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource3) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource4) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource5) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource6) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource7) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource8) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource9) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource10) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource11) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource12) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource13) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource14) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource15))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_Alternate_function_selection_define
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief AF 0 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_0 ((uint8_t)0x00) /* WKUP, EVENTOUT, TIM15, SPI1, TIM17,
|
||||||
|
MCO, SWDAT, SWCLK, TIM14, BOOT,
|
||||||
|
USART1, CEC, IR_OUT, SPI2, TS, TIM3,
|
||||||
|
USART4, CAN, TIM3, USART2, USART3,
|
||||||
|
CRS, TIM16, TIM1 */
|
||||||
|
/**
|
||||||
|
* @brief AF 1 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_1 ((uint8_t)0x01) /* USART2, CEC, TIM3, USART1, IR,
|
||||||
|
EVENTOUT, I2C1, I2C2, TIM15, SPI2,
|
||||||
|
USART3, TS, SPI1 */
|
||||||
|
/**
|
||||||
|
* @brief AF 2 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_2 ((uint8_t)0x02) /* TIM2, TIM1, EVENTOUT, TIM16, TIM17,
|
||||||
|
USB */
|
||||||
|
/**
|
||||||
|
* @brief AF 3 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_3 ((uint8_t)0x03) /* TS, I2C1, TIM15, EVENTOUT */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief AF 4 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_4 ((uint8_t)0x04) /* TIM14, USART4, USART3, CRS, CAN,
|
||||||
|
I2C1 */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief AF 5 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_5 ((uint8_t)0x05) /* TIM16, TIM17, TIM15, SPI2, I2C2,
|
||||||
|
MCO, I2C1, USB */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief AF 6 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_6 ((uint8_t)0x06) /* EVENTOUT */
|
||||||
|
/**
|
||||||
|
* @brief AF 7 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_7 ((uint8_t)0x07) /* COMP1 OUT and COMP2 OUT */
|
||||||
|
|
||||||
|
#define IS_GPIO_AF(AF) (((AF) == GPIO_AF_0) || ((AF) == GPIO_AF_1) || \
|
||||||
|
((AF) == GPIO_AF_2) || ((AF) == GPIO_AF_3) || \
|
||||||
|
((AF) == GPIO_AF_4) || ((AF) == GPIO_AF_5) || \
|
||||||
|
((AF) == GPIO_AF_6) || ((AF) == GPIO_AF_7))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_Speed_Legacy
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define GPIO_Speed_2MHz GPIO_Speed_Level_1 /*!< I/O output speed: Low 2 MHz */
|
||||||
|
#define GPIO_Speed_10MHz GPIO_Speed_Level_2 /*!< I/O output speed: Medium 10 MHz */
|
||||||
|
#define GPIO_Speed_50MHz GPIO_Speed_Level_3 /*!< I/O output speed: High 50 MHz */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
/* Function used to set the GPIO configuration to the default reset state *****/
|
||||||
|
void GPIO_DeInit(GPIO_TypeDef* GPIOx);
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct);
|
||||||
|
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct);
|
||||||
|
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
|
||||||
|
|
||||||
|
/* GPIO Read and Write functions **********************************************/
|
||||||
|
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
|
||||||
|
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx);
|
||||||
|
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
|
||||||
|
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx);
|
||||||
|
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
|
||||||
|
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
|
||||||
|
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal);
|
||||||
|
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal);
|
||||||
|
|
||||||
|
/* GPIO Alternate functions configuration functions ***************************/
|
||||||
|
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_GPIO_H */
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,478 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_i2c.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the I2C firmware
|
||||||
|
* library
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_I2C_H
|
||||||
|
#define __STM32F0XX_I2C_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup I2C
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief I2C Init structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t I2C_Timing; /*!< Specifies the I2C_TIMINGR_register value.
|
||||||
|
This parameter must be set by referring to I2C_Timing_Config_Tool*/
|
||||||
|
|
||||||
|
uint32_t I2C_AnalogFilter; /*!< Enables or disables analog noise filter.
|
||||||
|
This parameter can be a value of @ref I2C_Analog_Filter*/
|
||||||
|
|
||||||
|
uint32_t I2C_DigitalFilter; /*!< Configures the digital noise filter.
|
||||||
|
This parameter can be a number between 0x00 and 0x0F*/
|
||||||
|
|
||||||
|
uint32_t I2C_Mode; /*!< Specifies the I2C mode.
|
||||||
|
This parameter can be a value of @ref I2C_mode*/
|
||||||
|
|
||||||
|
uint32_t I2C_OwnAddress1; /*!< Specifies the device own address 1.
|
||||||
|
This parameter can be a 7-bit or 10-bit address*/
|
||||||
|
|
||||||
|
uint32_t I2C_Ack; /*!< Enables or disables the acknowledgement.
|
||||||
|
This parameter can be a value of @ref I2C_acknowledgement*/
|
||||||
|
|
||||||
|
uint32_t I2C_AcknowledgedAddress; /*!< Specifies if 7-bit or 10-bit address is acknowledged.
|
||||||
|
This parameter can be a value of @ref I2C_acknowledged_address*/
|
||||||
|
}I2C_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup I2C_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_I2C_ALL_PERIPH(PERIPH) (((PERIPH) == I2C1) || \
|
||||||
|
((PERIPH) == I2C2))
|
||||||
|
|
||||||
|
#define IS_I2C_1_PERIPH(PERIPH) ((PERIPH) == I2C1)
|
||||||
|
|
||||||
|
/** @defgroup I2C_Analog_Filter
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_AnalogFilter_Enable ((uint32_t)0x00000000)
|
||||||
|
#define I2C_AnalogFilter_Disable I2C_CR1_ANFOFF
|
||||||
|
|
||||||
|
#define IS_I2C_ANALOG_FILTER(FILTER) (((FILTER) == I2C_AnalogFilter_Enable) || \
|
||||||
|
((FILTER) == I2C_AnalogFilter_Disable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_Digital_Filter
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000F)
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_Mode_I2C ((uint32_t)0x00000000)
|
||||||
|
#define I2C_Mode_SMBusDevice I2C_CR1_SMBDEN
|
||||||
|
#define I2C_Mode_SMBusHost I2C_CR1_SMBHEN
|
||||||
|
|
||||||
|
#define IS_I2C_MODE(MODE) (((MODE) == I2C_Mode_I2C) || \
|
||||||
|
((MODE) == I2C_Mode_SMBusDevice) || \
|
||||||
|
((MODE) == I2C_Mode_SMBusHost))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_acknowledgement
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_Ack_Enable ((uint32_t)0x00000000)
|
||||||
|
#define I2C_Ack_Disable I2C_CR2_NACK
|
||||||
|
|
||||||
|
#define IS_I2C_ACK(ACK) (((ACK) == I2C_Ack_Enable) || \
|
||||||
|
((ACK) == I2C_Ack_Disable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_acknowledged_address
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_AcknowledgedAddress_7bit ((uint32_t)0x00000000)
|
||||||
|
#define I2C_AcknowledgedAddress_10bit I2C_OAR1_OA1MODE
|
||||||
|
|
||||||
|
#define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) || \
|
||||||
|
((ADDRESS) == I2C_AcknowledgedAddress_10bit))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_own_address1
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= (uint32_t)0x000003FF)
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_transfer_direction
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_Direction_Transmitter ((uint16_t)0x0000)
|
||||||
|
#define I2C_Direction_Receiver ((uint16_t)0x0400)
|
||||||
|
|
||||||
|
#define IS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction_Transmitter) || \
|
||||||
|
((DIRECTION) == I2C_Direction_Receiver))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_DMA_transfer_requests
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_DMAReq_Tx I2C_CR1_TXDMAEN
|
||||||
|
#define I2C_DMAReq_Rx I2C_CR1_RXDMAEN
|
||||||
|
|
||||||
|
#define IS_I2C_DMA_REQ(REQ) ((((REQ) & (uint32_t)0xFFFF3FFF) == 0x00) && ((REQ) != 0x00))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_slave_address
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_I2C_SLAVE_ADDRESS(ADDRESS) ((ADDRESS) <= (uint16_t)0x03FF)
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup I2C_own_address2
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_I2C_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FF)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_own_address2_mask
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_OA2_NoMask ((uint8_t)0x00)
|
||||||
|
#define I2C_OA2_Mask01 ((uint8_t)0x01)
|
||||||
|
#define I2C_OA2_Mask02 ((uint8_t)0x02)
|
||||||
|
#define I2C_OA2_Mask03 ((uint8_t)0x03)
|
||||||
|
#define I2C_OA2_Mask04 ((uint8_t)0x04)
|
||||||
|
#define I2C_OA2_Mask05 ((uint8_t)0x05)
|
||||||
|
#define I2C_OA2_Mask06 ((uint8_t)0x06)
|
||||||
|
#define I2C_OA2_Mask07 ((uint8_t)0x07)
|
||||||
|
|
||||||
|
#define IS_I2C_OWN_ADDRESS2_MASK(MASK) (((MASK) == I2C_OA2_NoMask) || \
|
||||||
|
((MASK) == I2C_OA2_Mask01) || \
|
||||||
|
((MASK) == I2C_OA2_Mask02) || \
|
||||||
|
((MASK) == I2C_OA2_Mask03) || \
|
||||||
|
((MASK) == I2C_OA2_Mask04) || \
|
||||||
|
((MASK) == I2C_OA2_Mask05) || \
|
||||||
|
((MASK) == I2C_OA2_Mask06) || \
|
||||||
|
((MASK) == I2C_OA2_Mask07))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_timeout
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_I2C_TIMEOUT(TIMEOUT) ((TIMEOUT) <= (uint16_t)0x0FFF)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_registers
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_Register_CR1 ((uint8_t)0x00)
|
||||||
|
#define I2C_Register_CR2 ((uint8_t)0x04)
|
||||||
|
#define I2C_Register_OAR1 ((uint8_t)0x08)
|
||||||
|
#define I2C_Register_OAR2 ((uint8_t)0x0C)
|
||||||
|
#define I2C_Register_TIMINGR ((uint8_t)0x10)
|
||||||
|
#define I2C_Register_TIMEOUTR ((uint8_t)0x14)
|
||||||
|
#define I2C_Register_ISR ((uint8_t)0x18)
|
||||||
|
#define I2C_Register_ICR ((uint8_t)0x1C)
|
||||||
|
#define I2C_Register_PECR ((uint8_t)0x20)
|
||||||
|
#define I2C_Register_RXDR ((uint8_t)0x24)
|
||||||
|
#define I2C_Register_TXDR ((uint8_t)0x28)
|
||||||
|
|
||||||
|
#define IS_I2C_REGISTER(REGISTER) (((REGISTER) == I2C_Register_CR1) || \
|
||||||
|
((REGISTER) == I2C_Register_CR2) || \
|
||||||
|
((REGISTER) == I2C_Register_OAR1) || \
|
||||||
|
((REGISTER) == I2C_Register_OAR2) || \
|
||||||
|
((REGISTER) == I2C_Register_TIMINGR) || \
|
||||||
|
((REGISTER) == I2C_Register_TIMEOUTR) || \
|
||||||
|
((REGISTER) == I2C_Register_ISR) || \
|
||||||
|
((REGISTER) == I2C_Register_ICR) || \
|
||||||
|
((REGISTER) == I2C_Register_PECR) || \
|
||||||
|
((REGISTER) == I2C_Register_RXDR) || \
|
||||||
|
((REGISTER) == I2C_Register_TXDR))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_interrupts_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_IT_ERRI I2C_CR1_ERRIE
|
||||||
|
#define I2C_IT_TCI I2C_CR1_TCIE
|
||||||
|
#define I2C_IT_STOPI I2C_CR1_STOPIE
|
||||||
|
#define I2C_IT_NACKI I2C_CR1_NACKIE
|
||||||
|
#define I2C_IT_ADDRI I2C_CR1_ADDRIE
|
||||||
|
#define I2C_IT_RXI I2C_CR1_RXIE
|
||||||
|
#define I2C_IT_TXI I2C_CR1_TXIE
|
||||||
|
|
||||||
|
#define IS_I2C_CONFIG_IT(IT) ((((IT) & (uint32_t)0xFFFFFF01) == 0x00) && ((IT) != 0x00))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_flags_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_FLAG_TXE I2C_ISR_TXE
|
||||||
|
#define I2C_FLAG_TXIS I2C_ISR_TXIS
|
||||||
|
#define I2C_FLAG_RXNE I2C_ISR_RXNE
|
||||||
|
#define I2C_FLAG_ADDR I2C_ISR_ADDR
|
||||||
|
#define I2C_FLAG_NACKF I2C_ISR_NACKF
|
||||||
|
#define I2C_FLAG_STOPF I2C_ISR_STOPF
|
||||||
|
#define I2C_FLAG_TC I2C_ISR_TC
|
||||||
|
#define I2C_FLAG_TCR I2C_ISR_TCR
|
||||||
|
#define I2C_FLAG_BERR I2C_ISR_BERR
|
||||||
|
#define I2C_FLAG_ARLO I2C_ISR_ARLO
|
||||||
|
#define I2C_FLAG_OVR I2C_ISR_OVR
|
||||||
|
#define I2C_FLAG_PECERR I2C_ISR_PECERR
|
||||||
|
#define I2C_FLAG_TIMEOUT I2C_ISR_TIMEOUT
|
||||||
|
#define I2C_FLAG_ALERT I2C_ISR_ALERT
|
||||||
|
#define I2C_FLAG_BUSY I2C_ISR_BUSY
|
||||||
|
|
||||||
|
#define IS_I2C_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFF4000) == 0x00) && ((FLAG) != 0x00))
|
||||||
|
|
||||||
|
#define IS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_TXE) || ((FLAG) == I2C_FLAG_TXIS) || \
|
||||||
|
((FLAG) == I2C_FLAG_RXNE) || ((FLAG) == I2C_FLAG_ADDR) || \
|
||||||
|
((FLAG) == I2C_FLAG_NACKF) || ((FLAG) == I2C_FLAG_STOPF) || \
|
||||||
|
((FLAG) == I2C_FLAG_TC) || ((FLAG) == I2C_FLAG_TCR) || \
|
||||||
|
((FLAG) == I2C_FLAG_BERR) || ((FLAG) == I2C_FLAG_ARLO) || \
|
||||||
|
((FLAG) == I2C_FLAG_OVR) || ((FLAG) == I2C_FLAG_PECERR) || \
|
||||||
|
((FLAG) == I2C_FLAG_TIMEOUT) || ((FLAG) == I2C_FLAG_ALERT) || \
|
||||||
|
((FLAG) == I2C_FLAG_BUSY))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup I2C_interrupts_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_IT_TXIS I2C_ISR_TXIS
|
||||||
|
#define I2C_IT_RXNE I2C_ISR_RXNE
|
||||||
|
#define I2C_IT_ADDR I2C_ISR_ADDR
|
||||||
|
#define I2C_IT_NACKF I2C_ISR_NACKF
|
||||||
|
#define I2C_IT_STOPF I2C_ISR_STOPF
|
||||||
|
#define I2C_IT_TC I2C_ISR_TC
|
||||||
|
#define I2C_IT_TCR I2C_ISR_TCR
|
||||||
|
#define I2C_IT_BERR I2C_ISR_BERR
|
||||||
|
#define I2C_IT_ARLO I2C_ISR_ARLO
|
||||||
|
#define I2C_IT_OVR I2C_ISR_OVR
|
||||||
|
#define I2C_IT_PECERR I2C_ISR_PECERR
|
||||||
|
#define I2C_IT_TIMEOUT I2C_ISR_TIMEOUT
|
||||||
|
#define I2C_IT_ALERT I2C_ISR_ALERT
|
||||||
|
|
||||||
|
#define IS_I2C_CLEAR_IT(IT) ((((IT) & (uint32_t)0xFFFFC001) == 0x00) && ((IT) != 0x00))
|
||||||
|
|
||||||
|
#define IS_I2C_GET_IT(IT) (((IT) == I2C_IT_TXIS) || ((IT) == I2C_IT_RXNE) || \
|
||||||
|
((IT) == I2C_IT_ADDR) || ((IT) == I2C_IT_NACKF) || \
|
||||||
|
((IT) == I2C_IT_STOPF) || ((IT) == I2C_IT_TC) || \
|
||||||
|
((IT) == I2C_IT_TCR) || ((IT) == I2C_IT_BERR) || \
|
||||||
|
((IT) == I2C_IT_ARLO) || ((IT) == I2C_IT_OVR) || \
|
||||||
|
((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_TIMEOUT) || \
|
||||||
|
((IT) == I2C_IT_ALERT))
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_ReloadEndMode_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_Reload_Mode I2C_CR2_RELOAD
|
||||||
|
#define I2C_AutoEnd_Mode I2C_CR2_AUTOEND
|
||||||
|
#define I2C_SoftEnd_Mode ((uint32_t)0x00000000)
|
||||||
|
|
||||||
|
|
||||||
|
#define IS_RELOAD_END_MODE(MODE) (((MODE) == I2C_Reload_Mode) || \
|
||||||
|
((MODE) == I2C_AutoEnd_Mode) || \
|
||||||
|
((MODE) == I2C_SoftEnd_Mode))
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup I2C_StartStopMode_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2C_No_StartStop ((uint32_t)0x00000000)
|
||||||
|
#define I2C_Generate_Stop I2C_CR2_STOP
|
||||||
|
#define I2C_Generate_Start_Read (uint32_t)(I2C_CR2_START | I2C_CR2_RD_WRN)
|
||||||
|
#define I2C_Generate_Start_Write I2C_CR2_START
|
||||||
|
|
||||||
|
|
||||||
|
#define IS_START_STOP_MODE(MODE) (((MODE) == I2C_Generate_Stop) || \
|
||||||
|
((MODE) == I2C_Generate_Start_Read) || \
|
||||||
|
((MODE) == I2C_Generate_Start_Write) || \
|
||||||
|
((MODE) == I2C_No_StartStop))
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void I2C_DeInit(I2C_TypeDef* I2Cx);
|
||||||
|
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct);
|
||||||
|
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct);
|
||||||
|
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx);
|
||||||
|
void I2C_ITConfig(I2C_TypeDef* I2Cx, uint32_t I2C_IT, FunctionalState NewState);
|
||||||
|
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_StopModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState); /*!< not applicable for STM32F030 devices */
|
||||||
|
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask);
|
||||||
|
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_SlaveByteControlCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_SlaveAddressConfig(I2C_TypeDef* I2Cx, uint16_t Address);
|
||||||
|
void I2C_10BitAddressingModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Communications handling functions ******************************************/
|
||||||
|
void I2C_AutoEndCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_ReloadCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_NumberOfBytesConfig(I2C_TypeDef* I2Cx, uint8_t Number_Bytes);
|
||||||
|
void I2C_MasterRequestConfig(I2C_TypeDef* I2Cx, uint16_t I2C_Direction);
|
||||||
|
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_10BitAddressHeaderCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
uint8_t I2C_GetAddressMatched(I2C_TypeDef* I2Cx);
|
||||||
|
uint16_t I2C_GetTransferDirection(I2C_TypeDef* I2Cx);
|
||||||
|
void I2C_TransferHandling(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode);
|
||||||
|
|
||||||
|
/* SMBUS management functions ************************************************/
|
||||||
|
void I2C_SMBusAlertCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_ClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_ExtendedClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_IdleClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_TimeoutAConfig(I2C_TypeDef* I2Cx, uint16_t Timeout);
|
||||||
|
void I2C_TimeoutBConfig(I2C_TypeDef* I2Cx, uint16_t Timeout);
|
||||||
|
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
void I2C_PECRequestCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
|
||||||
|
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx);
|
||||||
|
|
||||||
|
/* I2C registers management functions *****************************************/
|
||||||
|
uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register);
|
||||||
|
|
||||||
|
/* Data transfers management functions ****************************************/
|
||||||
|
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data);
|
||||||
|
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx);
|
||||||
|
|
||||||
|
/* DMA transfers management functions *****************************************/
|
||||||
|
void I2C_DMACmd(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG);
|
||||||
|
void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG);
|
||||||
|
ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT);
|
||||||
|
void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT);
|
||||||
|
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__STM32F0XX_I2C_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,140 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_iwdg.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the IWDG
|
||||||
|
* firmware library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_IWDG_H
|
||||||
|
#define __STM32F0XX_IWDG_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup IWDG
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup IWDG_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup IWDG_WriteAccess
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IWDG_WriteAccess_Enable ((uint16_t)0x5555)
|
||||||
|
#define IWDG_WriteAccess_Disable ((uint16_t)0x0000)
|
||||||
|
#define IS_IWDG_WRITE_ACCESS(ACCESS) (((ACCESS) == IWDG_WriteAccess_Enable) || \
|
||||||
|
((ACCESS) == IWDG_WriteAccess_Disable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup IWDG_prescaler
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IWDG_Prescaler_4 ((uint8_t)0x00)
|
||||||
|
#define IWDG_Prescaler_8 ((uint8_t)0x01)
|
||||||
|
#define IWDG_Prescaler_16 ((uint8_t)0x02)
|
||||||
|
#define IWDG_Prescaler_32 ((uint8_t)0x03)
|
||||||
|
#define IWDG_Prescaler_64 ((uint8_t)0x04)
|
||||||
|
#define IWDG_Prescaler_128 ((uint8_t)0x05)
|
||||||
|
#define IWDG_Prescaler_256 ((uint8_t)0x06)
|
||||||
|
#define IS_IWDG_PRESCALER(PRESCALER) (((PRESCALER) == IWDG_Prescaler_4) || \
|
||||||
|
((PRESCALER) == IWDG_Prescaler_8) || \
|
||||||
|
((PRESCALER) == IWDG_Prescaler_16) || \
|
||||||
|
((PRESCALER) == IWDG_Prescaler_32) || \
|
||||||
|
((PRESCALER) == IWDG_Prescaler_64) || \
|
||||||
|
((PRESCALER) == IWDG_Prescaler_128)|| \
|
||||||
|
((PRESCALER) == IWDG_Prescaler_256))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup IWDG_Flag
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IWDG_FLAG_PVU IWDG_SR_PVU
|
||||||
|
#define IWDG_FLAG_RVU IWDG_SR_RVU
|
||||||
|
#define IWDG_FLAG_WVU IWDG_SR_WVU
|
||||||
|
#define IS_IWDG_FLAG(FLAG) (((FLAG) == IWDG_FLAG_PVU) || ((FLAG) == IWDG_FLAG_RVU) || \
|
||||||
|
((FLAG) == IWDG_FLAG_WVU))
|
||||||
|
|
||||||
|
#define IS_IWDG_RELOAD(RELOAD) ((RELOAD) <= 0xFFF)
|
||||||
|
|
||||||
|
#define IS_IWDG_WINDOW_VALUE(VALUE) ((VALUE) <= 0xFFF)
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Prescaler and Counter configuration functions ******************************/
|
||||||
|
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess);
|
||||||
|
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler);
|
||||||
|
void IWDG_SetReload(uint16_t Reload);
|
||||||
|
void IWDG_ReloadCounter(void);
|
||||||
|
void IWDG_SetWindowValue(uint16_t WindowValue);
|
||||||
|
|
||||||
|
/* IWDG activation function ***************************************************/
|
||||||
|
void IWDG_Enable(void);
|
||||||
|
|
||||||
|
/* Flag management function ***************************************************/
|
||||||
|
FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_IWDG_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,143 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_misc.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the miscellaneous
|
||||||
|
* firmware library functions (add-on to CMSIS functions).
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_MISC_H
|
||||||
|
#define __STM32F0XX_MISC_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup MISC
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief NVIC Init Structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint8_t NVIC_IRQChannel; /*!< Specifies the IRQ channel to be enabled or disabled.
|
||||||
|
This parameter can be a value of @ref IRQn_Type
|
||||||
|
(For the complete STM32 Devices IRQ Channels list,
|
||||||
|
please refer to stm32f0xx.h file) */
|
||||||
|
|
||||||
|
uint8_t NVIC_IRQChannelPriority; /*!< Specifies the priority level for the IRQ channel specified
|
||||||
|
in NVIC_IRQChannel. This parameter can be a value
|
||||||
|
between 0 and 3. */
|
||||||
|
|
||||||
|
FunctionalState NVIC_IRQChannelCmd; /*!< Specifies whether the IRQ channel defined in NVIC_IRQChannel
|
||||||
|
will be enabled or disabled.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE */
|
||||||
|
} NVIC_InitTypeDef;
|
||||||
|
|
||||||
|
/**
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup MISC_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup MISC_System_Low_Power
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define NVIC_LP_SEVONPEND ((uint8_t)0x10)
|
||||||
|
#define NVIC_LP_SLEEPDEEP ((uint8_t)0x04)
|
||||||
|
#define NVIC_LP_SLEEPONEXIT ((uint8_t)0x02)
|
||||||
|
#define IS_NVIC_LP(LP) (((LP) == NVIC_LP_SEVONPEND) || \
|
||||||
|
((LP) == NVIC_LP_SLEEPDEEP) || \
|
||||||
|
((LP) == NVIC_LP_SLEEPONEXIT))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup MISC_Preemption_Priority_Group
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_NVIC_PRIORITY(PRIORITY) ((PRIORITY) < 0x04)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup MISC_SysTick_clock_source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SysTick_CLKSource_HCLK_Div8 ((uint32_t)0xFFFFFFFB)
|
||||||
|
#define SysTick_CLKSource_HCLK ((uint32_t)0x00000004)
|
||||||
|
#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SysTick_CLKSource_HCLK) || \
|
||||||
|
((SOURCE) == SysTick_CLKSource_HCLK_Div8))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct);
|
||||||
|
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState);
|
||||||
|
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_MISC_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,197 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_pwr.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the PWR firmware
|
||||||
|
* library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_PWR_H
|
||||||
|
#define __STM32F0XX_PWR_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup PWR
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup PWR_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup PWR_PVD_detection_level
|
||||||
|
* @brief This parameters are only applicable for STM32F051 and STM32F072 devices
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define PWR_PVDLevel_0 PWR_CR_PLS_LEV0
|
||||||
|
#define PWR_PVDLevel_1 PWR_CR_PLS_LEV1
|
||||||
|
#define PWR_PVDLevel_2 PWR_CR_PLS_LEV2
|
||||||
|
#define PWR_PVDLevel_3 PWR_CR_PLS_LEV3
|
||||||
|
#define PWR_PVDLevel_4 PWR_CR_PLS_LEV4
|
||||||
|
#define PWR_PVDLevel_5 PWR_CR_PLS_LEV5
|
||||||
|
#define PWR_PVDLevel_6 PWR_CR_PLS_LEV6
|
||||||
|
#define PWR_PVDLevel_7 PWR_CR_PLS_LEV7
|
||||||
|
|
||||||
|
#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLevel_0) || ((LEVEL) == PWR_PVDLevel_1)|| \
|
||||||
|
((LEVEL) == PWR_PVDLevel_2) || ((LEVEL) == PWR_PVDLevel_3)|| \
|
||||||
|
((LEVEL) == PWR_PVDLevel_4) || ((LEVEL) == PWR_PVDLevel_5)|| \
|
||||||
|
((LEVEL) == PWR_PVDLevel_6) || ((LEVEL) == PWR_PVDLevel_7))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup PWR_WakeUp_Pins
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define PWR_WakeUpPin_1 PWR_CSR_EWUP1
|
||||||
|
#define PWR_WakeUpPin_2 PWR_CSR_EWUP2
|
||||||
|
#define PWR_WakeUpPin_3 PWR_CSR_EWUP3 /*!< only applicable for STM32F072 devices */
|
||||||
|
#define PWR_WakeUpPin_4 PWR_CSR_EWUP4 /*!< only applicable for STM32F072 devices */
|
||||||
|
#define PWR_WakeUpPin_5 PWR_CSR_EWUP5 /*!< only applicable for STM32F072 devices */
|
||||||
|
#define PWR_WakeUpPin_6 PWR_CSR_EWUP6 /*!< only applicable for STM32F072 devices */
|
||||||
|
#define PWR_WakeUpPin_7 PWR_CSR_EWUP7 /*!< only applicable for STM32F072 devices */
|
||||||
|
#define PWR_WakeUpPin_8 PWR_CSR_EWUP8 /*!< only applicable for STM32F072 devices */
|
||||||
|
#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WakeUpPin_1) || ((PIN) == PWR_WakeUpPin_2) || \
|
||||||
|
((PIN) == PWR_WakeUpPin_3) || ((PIN) == PWR_WakeUpPin_4) || \
|
||||||
|
((PIN) == PWR_WakeUpPin_5) || ((PIN) == PWR_WakeUpPin_6) || \
|
||||||
|
((PIN) == PWR_WakeUpPin_7) || ((PIN) == PWR_WakeUpPin_8))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup PWR_Regulator_state_is_Sleep_STOP_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define PWR_Regulator_ON ((uint32_t)0x00000000)
|
||||||
|
#define PWR_Regulator_LowPower PWR_CR_LPSDSR
|
||||||
|
#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_Regulator_ON) || \
|
||||||
|
((REGULATOR) == PWR_Regulator_LowPower))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup PWR_SLEEP_mode_entry
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define PWR_SLEEPEntry_WFI ((uint8_t)0x01)
|
||||||
|
#define PWR_SLEEPEntry_WFE ((uint8_t)0x02)
|
||||||
|
#define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPEntry_WFI) || ((ENTRY) == PWR_SLEEPEntry_WFE))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup PWR_STOP_mode_entry
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define PWR_STOPEntry_WFI ((uint8_t)0x01)
|
||||||
|
#define PWR_STOPEntry_WFE ((uint8_t)0x02)
|
||||||
|
#define PWR_STOPEntry_SLEEPONEXIT ((uint8_t)0x03)
|
||||||
|
#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPEntry_WFI) || ((ENTRY) == PWR_STOPEntry_WFE) ||\
|
||||||
|
((ENTRY) == PWR_STOPEntry_SLEEPONEXIT))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup PWR_Flag
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define PWR_FLAG_WU PWR_CSR_WUF
|
||||||
|
#define PWR_FLAG_SB PWR_CSR_SBF
|
||||||
|
#define PWR_FLAG_PVDO PWR_CSR_PVDO /*!< Not applicable for STM32F030 devices */
|
||||||
|
#define PWR_FLAG_VREFINTRDY PWR_CSR_VREFINTRDYF
|
||||||
|
|
||||||
|
#define IS_PWR_GET_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB) || \
|
||||||
|
((FLAG) == PWR_FLAG_PVDO) || ((FLAG) == PWR_FLAG_VREFINTRDY))
|
||||||
|
|
||||||
|
#define IS_PWR_CLEAR_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the PWR configuration to the default reset state ******/
|
||||||
|
void PWR_DeInit(void);
|
||||||
|
|
||||||
|
/* Backup Domain Access function **********************************************/
|
||||||
|
void PWR_BackupAccessCmd(FunctionalState NewState);
|
||||||
|
|
||||||
|
/* PVD configuration functions ************************************************/
|
||||||
|
void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel); /*!< only applicable for STM32F051 and STM32F072 devices */
|
||||||
|
void PWR_PVDCmd(FunctionalState NewState); /*!< only applicable for STM32F051 and STM32F072 devices */
|
||||||
|
|
||||||
|
/* WakeUp pins configuration functions ****************************************/
|
||||||
|
void PWR_WakeUpPinCmd(uint32_t PWR_WakeUpPin, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Low Power modes configuration functions ************************************/
|
||||||
|
void PWR_EnterSleepMode(uint8_t PWR_SLEEPEntry);
|
||||||
|
void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry);
|
||||||
|
void PWR_EnterSTANDBYMode(void);
|
||||||
|
|
||||||
|
/* Flags management functions *************************************************/
|
||||||
|
FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG);
|
||||||
|
void PWR_ClearFlag(uint32_t PWR_FLAG);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_PWR_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,608 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_rcc.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the RCC
|
||||||
|
* firmware library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_RCC_H
|
||||||
|
#define __STM32F0XX_RCC_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup RCC
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t SYSCLK_Frequency;
|
||||||
|
uint32_t HCLK_Frequency;
|
||||||
|
uint32_t PCLK_Frequency;
|
||||||
|
uint32_t ADCCLK_Frequency;
|
||||||
|
uint32_t CECCLK_Frequency;
|
||||||
|
uint32_t I2C1CLK_Frequency;
|
||||||
|
uint32_t USART1CLK_Frequency;
|
||||||
|
uint32_t USART2CLK_Frequency; /*!< Only applicable for STM32F072 devices */
|
||||||
|
uint32_t USBCLK_Frequency; /*!< Only applicable for STM32F072 devices */
|
||||||
|
}RCC_ClocksTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_HSE_configuration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_HSE_OFF ((uint8_t)0x00)
|
||||||
|
#define RCC_HSE_ON ((uint8_t)0x01)
|
||||||
|
#define RCC_HSE_Bypass ((uint8_t)0x05)
|
||||||
|
#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \
|
||||||
|
((HSE) == RCC_HSE_Bypass))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_PLL_Clock_Source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_PLLSource_HSI_Div2 RCC_CFGR_PLLSRC_HSI_Div2
|
||||||
|
#define RCC_PLLSource_PREDIV1 RCC_CFGR_PLLSRC_HSE_PREDIV /* Old HSEPREDIV1 bit definition, maintained for legacy purpose */
|
||||||
|
#define RCC_PLLSource_HSE RCC_CFGR_PLLSRC_HSE_PREDIV /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define RCC_PLLSource_HSI48 RCC_CFGR_PLLSRC_HSI48_PREDIV /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define RCC_PLLSource_HSI RCC_CFGR_PLLSRC_HSI_PREDIV /*!< Only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
#define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) || \
|
||||||
|
((SOURCE) == RCC_PLLSource_HSI48) || \
|
||||||
|
((SOURCE) == RCC_PLLSource_HSI) || \
|
||||||
|
((SOURCE) == RCC_PLLSource_HSE) || \
|
||||||
|
((SOURCE) == RCC_PLLSource_PREDIV1))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_PLL_Multiplication_Factor
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_PLLMul_2 RCC_CFGR_PLLMULL2
|
||||||
|
#define RCC_PLLMul_3 RCC_CFGR_PLLMULL3
|
||||||
|
#define RCC_PLLMul_4 RCC_CFGR_PLLMULL4
|
||||||
|
#define RCC_PLLMul_5 RCC_CFGR_PLLMULL5
|
||||||
|
#define RCC_PLLMul_6 RCC_CFGR_PLLMULL6
|
||||||
|
#define RCC_PLLMul_7 RCC_CFGR_PLLMULL7
|
||||||
|
#define RCC_PLLMul_8 RCC_CFGR_PLLMULL8
|
||||||
|
#define RCC_PLLMul_9 RCC_CFGR_PLLMULL9
|
||||||
|
#define RCC_PLLMul_10 RCC_CFGR_PLLMULL10
|
||||||
|
#define RCC_PLLMul_11 RCC_CFGR_PLLMULL11
|
||||||
|
#define RCC_PLLMul_12 RCC_CFGR_PLLMULL12
|
||||||
|
#define RCC_PLLMul_13 RCC_CFGR_PLLMULL13
|
||||||
|
#define RCC_PLLMul_14 RCC_CFGR_PLLMULL14
|
||||||
|
#define RCC_PLLMul_15 RCC_CFGR_PLLMULL15
|
||||||
|
#define RCC_PLLMul_16 RCC_CFGR_PLLMULL16
|
||||||
|
#define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_2) || ((MUL) == RCC_PLLMul_3) || \
|
||||||
|
((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5) || \
|
||||||
|
((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7) || \
|
||||||
|
((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9) || \
|
||||||
|
((MUL) == RCC_PLLMul_10) || ((MUL) == RCC_PLLMul_11) || \
|
||||||
|
((MUL) == RCC_PLLMul_12) || ((MUL) == RCC_PLLMul_13) || \
|
||||||
|
((MUL) == RCC_PLLMul_14) || ((MUL) == RCC_PLLMul_15) || \
|
||||||
|
((MUL) == RCC_PLLMul_16))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_PREDIV1_division_factor
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RCC_PREDIV1_Div1 RCC_CFGR2_PREDIV1_DIV1
|
||||||
|
#define RCC_PREDIV1_Div2 RCC_CFGR2_PREDIV1_DIV2
|
||||||
|
#define RCC_PREDIV1_Div3 RCC_CFGR2_PREDIV1_DIV3
|
||||||
|
#define RCC_PREDIV1_Div4 RCC_CFGR2_PREDIV1_DIV4
|
||||||
|
#define RCC_PREDIV1_Div5 RCC_CFGR2_PREDIV1_DIV5
|
||||||
|
#define RCC_PREDIV1_Div6 RCC_CFGR2_PREDIV1_DIV6
|
||||||
|
#define RCC_PREDIV1_Div7 RCC_CFGR2_PREDIV1_DIV7
|
||||||
|
#define RCC_PREDIV1_Div8 RCC_CFGR2_PREDIV1_DIV8
|
||||||
|
#define RCC_PREDIV1_Div9 RCC_CFGR2_PREDIV1_DIV9
|
||||||
|
#define RCC_PREDIV1_Div10 RCC_CFGR2_PREDIV1_DIV10
|
||||||
|
#define RCC_PREDIV1_Div11 RCC_CFGR2_PREDIV1_DIV11
|
||||||
|
#define RCC_PREDIV1_Div12 RCC_CFGR2_PREDIV1_DIV12
|
||||||
|
#define RCC_PREDIV1_Div13 RCC_CFGR2_PREDIV1_DIV13
|
||||||
|
#define RCC_PREDIV1_Div14 RCC_CFGR2_PREDIV1_DIV14
|
||||||
|
#define RCC_PREDIV1_Div15 RCC_CFGR2_PREDIV1_DIV15
|
||||||
|
#define RCC_PREDIV1_Div16 RCC_CFGR2_PREDIV1_DIV16
|
||||||
|
|
||||||
|
#define IS_RCC_PREDIV1(PREDIV1) (((PREDIV1) == RCC_PREDIV1_Div1) || ((PREDIV1) == RCC_PREDIV1_Div2) || \
|
||||||
|
((PREDIV1) == RCC_PREDIV1_Div3) || ((PREDIV1) == RCC_PREDIV1_Div4) || \
|
||||||
|
((PREDIV1) == RCC_PREDIV1_Div5) || ((PREDIV1) == RCC_PREDIV1_Div6) || \
|
||||||
|
((PREDIV1) == RCC_PREDIV1_Div7) || ((PREDIV1) == RCC_PREDIV1_Div8) || \
|
||||||
|
((PREDIV1) == RCC_PREDIV1_Div9) || ((PREDIV1) == RCC_PREDIV1_Div10) || \
|
||||||
|
((PREDIV1) == RCC_PREDIV1_Div11) || ((PREDIV1) == RCC_PREDIV1_Div12) || \
|
||||||
|
((PREDIV1) == RCC_PREDIV1_Div13) || ((PREDIV1) == RCC_PREDIV1_Div14) || \
|
||||||
|
((PREDIV1) == RCC_PREDIV1_Div15) || ((PREDIV1) == RCC_PREDIV1_Div16))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_System_Clock_Source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_SYSCLKSource_HSI RCC_CFGR_SW_HSI
|
||||||
|
#define RCC_SYSCLKSource_HSE RCC_CFGR_SW_HSE
|
||||||
|
#define RCC_SYSCLKSource_PLLCLK RCC_CFGR_SW_PLL
|
||||||
|
#define RCC_SYSCLKSource_HSI48 RCC_CFGR_SW_HSI48 /*!< Only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
#define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || \
|
||||||
|
((SOURCE) == RCC_SYSCLKSource_HSE) || \
|
||||||
|
((SOURCE) == RCC_SYSCLKSource_HSI48) || \
|
||||||
|
((SOURCE) == RCC_SYSCLKSource_PLLCLK))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_AHB_Clock_Source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_SYSCLK_Div1 RCC_CFGR_HPRE_DIV1
|
||||||
|
#define RCC_SYSCLK_Div2 RCC_CFGR_HPRE_DIV2
|
||||||
|
#define RCC_SYSCLK_Div4 RCC_CFGR_HPRE_DIV4
|
||||||
|
#define RCC_SYSCLK_Div8 RCC_CFGR_HPRE_DIV8
|
||||||
|
#define RCC_SYSCLK_Div16 RCC_CFGR_HPRE_DIV16
|
||||||
|
#define RCC_SYSCLK_Div64 RCC_CFGR_HPRE_DIV64
|
||||||
|
#define RCC_SYSCLK_Div128 RCC_CFGR_HPRE_DIV128
|
||||||
|
#define RCC_SYSCLK_Div256 RCC_CFGR_HPRE_DIV256
|
||||||
|
#define RCC_SYSCLK_Div512 RCC_CFGR_HPRE_DIV512
|
||||||
|
#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \
|
||||||
|
((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \
|
||||||
|
((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || \
|
||||||
|
((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || \
|
||||||
|
((HCLK) == RCC_SYSCLK_Div512))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_APB_Clock_Source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_HCLK_Div1 RCC_CFGR_PPRE_DIV1
|
||||||
|
#define RCC_HCLK_Div2 RCC_CFGR_PPRE_DIV2
|
||||||
|
#define RCC_HCLK_Div4 RCC_CFGR_PPRE_DIV4
|
||||||
|
#define RCC_HCLK_Div8 RCC_CFGR_PPRE_DIV8
|
||||||
|
#define RCC_HCLK_Div16 RCC_CFGR_PPRE_DIV16
|
||||||
|
#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || \
|
||||||
|
((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \
|
||||||
|
((PCLK) == RCC_HCLK_Div16))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_ADC_clock_source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* These defines are obsolete and kept for legacy purpose only.
|
||||||
|
Proper ADC clock selection is done within ADC driver by mean of the ADC_ClockModeConfig() function */
|
||||||
|
#define RCC_ADCCLK_HSI14 ((uint32_t)0x00000000)
|
||||||
|
#define RCC_ADCCLK_PCLK_Div2 ((uint32_t)0x01000000)
|
||||||
|
#define RCC_ADCCLK_PCLK_Div4 ((uint32_t)0x01004000)
|
||||||
|
|
||||||
|
#define IS_RCC_ADCCLK(ADCCLK) (((ADCCLK) == RCC_ADCCLK_HSI14) || ((ADCCLK) == RCC_ADCCLK_PCLK_Div2) || \
|
||||||
|
((ADCCLK) == RCC_ADCCLK_PCLK_Div4))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_CEC_clock_source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_CECCLK_HSI_Div244 ((uint32_t)0x00000000)
|
||||||
|
#define RCC_CECCLK_LSE RCC_CFGR3_CECSW
|
||||||
|
|
||||||
|
#define IS_RCC_CECCLK(CECCLK) (((CECCLK) == RCC_CECCLK_HSI_Div244) || ((CECCLK) == RCC_CECCLK_LSE))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_I2C_clock_source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_I2C1CLK_HSI ((uint32_t)0x00000000)
|
||||||
|
#define RCC_I2C1CLK_SYSCLK RCC_CFGR3_I2C1SW
|
||||||
|
|
||||||
|
#define IS_RCC_I2CCLK(I2CCLK) (((I2CCLK) == RCC_I2C1CLK_HSI) || ((I2CCLK) == RCC_I2C1CLK_SYSCLK))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_USB_clock_source
|
||||||
|
* @brief Applicable only for STM32F072 devices
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_USBCLK_HSI48 ((uint32_t)0x00000000)
|
||||||
|
#define RCC_USBCLK_PLLCLK RCC_CFGR3_USBSW
|
||||||
|
|
||||||
|
#define IS_RCC_USBCLK(USBCLK) (((USBCLK) == RCC_USBCLK_HSI48) || ((USBCLK) == RCC_USBCLK_PLLCLK))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_USART_clock_source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_USART1CLK_PCLK ((uint32_t)0x10000000)
|
||||||
|
#define RCC_USART1CLK_SYSCLK ((uint32_t)0x10000001)
|
||||||
|
#define RCC_USART1CLK_LSE ((uint32_t)0x10000002)
|
||||||
|
#define RCC_USART1CLK_HSI ((uint32_t)0x10000003)
|
||||||
|
|
||||||
|
#define RCC_USART2CLK_PCLK ((uint32_t)0x20000000) /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define RCC_USART2CLK_SYSCLK ((uint32_t)0x20010000) /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define RCC_USART2CLK_LSE ((uint32_t)0x20020000) /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define RCC_USART2CLK_HSI ((uint32_t)0x20030000) /*!< Only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
#define IS_RCC_USARTCLK(USARTCLK) (((USARTCLK) == RCC_USART1CLK_PCLK) || \
|
||||||
|
((USARTCLK) == RCC_USART1CLK_SYSCLK) || \
|
||||||
|
((USARTCLK) == RCC_USART1CLK_LSE) || \
|
||||||
|
((USARTCLK) == RCC_USART1CLK_HSI) || \
|
||||||
|
((USARTCLK) == RCC_USART2CLK_PCLK) || \
|
||||||
|
((USARTCLK) == RCC_USART2CLK_SYSCLK) || \
|
||||||
|
((USARTCLK) == RCC_USART2CLK_LSE) || \
|
||||||
|
((USARTCLK) == RCC_USART2CLK_HSI))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_Interrupt_Source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_IT_LSIRDY ((uint8_t)0x01)
|
||||||
|
#define RCC_IT_LSERDY ((uint8_t)0x02)
|
||||||
|
#define RCC_IT_HSIRDY ((uint8_t)0x04)
|
||||||
|
#define RCC_IT_HSERDY ((uint8_t)0x08)
|
||||||
|
#define RCC_IT_PLLRDY ((uint8_t)0x10)
|
||||||
|
#define RCC_IT_HSI14RDY ((uint8_t)0x20)
|
||||||
|
#define RCC_IT_HSI48RDY ((uint8_t)0x40) /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define RCC_IT_CSS ((uint8_t)0x80)
|
||||||
|
|
||||||
|
#define IS_RCC_IT(IT) ((((IT) & (uint8_t)0x80) == 0x00) && ((IT) != 0x00))
|
||||||
|
|
||||||
|
#define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \
|
||||||
|
((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \
|
||||||
|
((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_HSI14RDY) || \
|
||||||
|
((IT) == RCC_IT_CSS) || ((IT) == RCC_IT_HSI48RDY))
|
||||||
|
|
||||||
|
#define IS_RCC_CLEAR_IT(IT) ((IT) != 0x00)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_LSE_Configuration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_LSE_OFF ((uint32_t)0x00000000)
|
||||||
|
#define RCC_LSE_ON RCC_BDCR_LSEON
|
||||||
|
#define RCC_LSE_Bypass ((uint32_t)(RCC_BDCR_LSEON | RCC_BDCR_LSEBYP))
|
||||||
|
#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \
|
||||||
|
((LSE) == RCC_LSE_Bypass))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_RTC_Clock_Source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_RTCCLKSource_LSE RCC_BDCR_RTCSEL_LSE
|
||||||
|
#define RCC_RTCCLKSource_LSI RCC_BDCR_RTCSEL_LSI
|
||||||
|
#define RCC_RTCCLKSource_HSE_Div32 RCC_BDCR_RTCSEL_HSE
|
||||||
|
|
||||||
|
#define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) || \
|
||||||
|
((SOURCE) == RCC_RTCCLKSource_LSI) || \
|
||||||
|
((SOURCE) == RCC_RTCCLKSource_HSE_Div32))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_LSE_Drive_Configuration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_LSEDrive_Low ((uint32_t)0x00000000)
|
||||||
|
#define RCC_LSEDrive_MediumLow RCC_BDCR_LSEDRV_0
|
||||||
|
#define RCC_LSEDrive_MediumHigh RCC_BDCR_LSEDRV_1
|
||||||
|
#define RCC_LSEDrive_High RCC_BDCR_LSEDRV
|
||||||
|
#define IS_RCC_LSE_DRIVE(DRIVE) (((DRIVE) == RCC_LSEDrive_Low) || ((DRIVE) == RCC_LSEDrive_MediumLow) || \
|
||||||
|
((DRIVE) == RCC_LSEDrive_MediumHigh) || ((DRIVE) == RCC_LSEDrive_High))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_AHB_Peripherals
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_AHBPeriph_GPIOA RCC_AHBENR_GPIOAEN
|
||||||
|
#define RCC_AHBPeriph_GPIOB RCC_AHBENR_GPIOBEN
|
||||||
|
#define RCC_AHBPeriph_GPIOC RCC_AHBENR_GPIOCEN
|
||||||
|
#define RCC_AHBPeriph_GPIOD RCC_AHBENR_GPIODEN
|
||||||
|
#define RCC_AHBPeriph_GPIOE RCC_AHBENR_GPIOEEN /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define RCC_AHBPeriph_GPIOF RCC_AHBENR_GPIOFEN
|
||||||
|
#define RCC_AHBPeriph_TS RCC_AHBENR_TSEN
|
||||||
|
#define RCC_AHBPeriph_CRC RCC_AHBENR_CRCEN
|
||||||
|
#define RCC_AHBPeriph_FLITF RCC_AHBENR_FLITFEN
|
||||||
|
#define RCC_AHBPeriph_SRAM RCC_AHBENR_SRAMEN
|
||||||
|
#define RCC_AHBPeriph_DMA1 RCC_AHBENR_DMA1EN
|
||||||
|
|
||||||
|
#define IS_RCC_AHB_PERIPH(PERIPH) ((((PERIPH) & 0xFE81FFAA) == 0x00) && ((PERIPH) != 0x00))
|
||||||
|
#define IS_RCC_AHB_RST_PERIPH(PERIPH) ((((PERIPH) & 0xFE81FFFF) == 0x00) && ((PERIPH) != 0x00))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_APB2_Peripherals
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_APB2Periph_SYSCFG RCC_APB2ENR_SYSCFGEN
|
||||||
|
#define RCC_APB2Periph_ADC1 RCC_APB2ENR_ADC1EN
|
||||||
|
#define RCC_APB2Periph_TIM1 RCC_APB2ENR_TIM1EN
|
||||||
|
#define RCC_APB2Periph_SPI1 RCC_APB2ENR_SPI1EN
|
||||||
|
#define RCC_APB2Periph_USART1 RCC_APB2ENR_USART1EN
|
||||||
|
#define RCC_APB2Periph_TIM15 RCC_APB2ENR_TIM15EN
|
||||||
|
#define RCC_APB2Periph_TIM16 RCC_APB2ENR_TIM16EN
|
||||||
|
#define RCC_APB2Periph_TIM17 RCC_APB2ENR_TIM17EN
|
||||||
|
#define RCC_APB2Periph_DBGMCU RCC_APB2ENR_DBGMCUEN
|
||||||
|
|
||||||
|
#define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFB8A5FE) == 0x00) && ((PERIPH) != 0x00))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_APB1_Peripherals
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_APB1Periph_TIM2 RCC_APB1ENR_TIM2EN /*!< Only applicable for STM32F051 and STM32F072 devices */
|
||||||
|
#define RCC_APB1Periph_TIM3 RCC_APB1ENR_TIM3EN
|
||||||
|
#define RCC_APB1Periph_TIM6 RCC_APB1ENR_TIM6EN
|
||||||
|
#define RCC_APB1Periph_TIM7 RCC_APB1ENR_TIM7EN /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define RCC_APB1Periph_TIM14 RCC_APB1ENR_TIM14EN
|
||||||
|
#define RCC_APB1Periph_WWDG RCC_APB1ENR_WWDGEN
|
||||||
|
#define RCC_APB1Periph_SPI2 RCC_APB1ENR_SPI2EN
|
||||||
|
#define RCC_APB1Periph_USART2 RCC_APB1ENR_USART2EN
|
||||||
|
#define RCC_APB1Periph_USART3 RCC_APB1ENR_USART3EN /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define RCC_APB1Periph_USART4 RCC_APB1ENR_USART4EN /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define RCC_APB1Periph_I2C1 RCC_APB1ENR_I2C1EN
|
||||||
|
#define RCC_APB1Periph_I2C2 RCC_APB1ENR_I2C2EN
|
||||||
|
#define RCC_APB1Periph_USB RCC_APB1ENR_USBEN /*!< Only applicable for STM32F072 and STM32F042 devices */
|
||||||
|
#define RCC_APB1Periph_CAN RCC_APB1ENR_CANEN /*!< Only applicable for STM32F072 and STM32F042 devices */
|
||||||
|
#define RCC_APB1Periph_CRS RCC_APB1ENR_CRSEN /*!< Only applicable for STM32F072 and STM32F042 devices*/
|
||||||
|
#define RCC_APB1Periph_PWR RCC_APB1ENR_PWREN
|
||||||
|
#define RCC_APB1Periph_DAC RCC_APB1ENR_DACEN /*!< Only applicable for STM32F051 and STM32F072 devices */
|
||||||
|
#define RCC_APB1Periph_CEC RCC_APB1ENR_CECEN /*!< Only applicable for STM32F051, STM32F042 and STM32F072 devices */
|
||||||
|
|
||||||
|
#define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0x8511B6CC) == 0x00) && ((PERIPH) != 0x00))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_MCO_Clock_Source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RCC_MCOSource_NoClock ((uint8_t)0x00)
|
||||||
|
#define RCC_MCOSource_HSI14 ((uint8_t)0x01)
|
||||||
|
#define RCC_MCOSource_LSI ((uint8_t)0x02)
|
||||||
|
#define RCC_MCOSource_LSE ((uint8_t)0x03)
|
||||||
|
#define RCC_MCOSource_SYSCLK ((uint8_t)0x04)
|
||||||
|
#define RCC_MCOSource_HSI ((uint8_t)0x05)
|
||||||
|
#define RCC_MCOSource_HSE ((uint8_t)0x06)
|
||||||
|
#define RCC_MCOSource_PLLCLK_Div2 ((uint8_t)0x07)
|
||||||
|
#define RCC_MCOSource_HSI48 ((uint8_t)0x08) /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define RCC_MCOSource_PLLCLK ((uint8_t)0x87)
|
||||||
|
|
||||||
|
#define IS_RCC_MCO_SOURCE(SOURCE) (((SOURCE) == RCC_MCOSource_NoClock) || ((SOURCE) == RCC_MCOSource_HSI14) || \
|
||||||
|
((SOURCE) == RCC_MCOSource_SYSCLK) || ((SOURCE) == RCC_MCOSource_HSI) || \
|
||||||
|
((SOURCE) == RCC_MCOSource_HSE) || ((SOURCE) == RCC_MCOSource_PLLCLK_Div2)|| \
|
||||||
|
((SOURCE) == RCC_MCOSource_LSI) || ((SOURCE) == RCC_MCOSource_HSI48) || \
|
||||||
|
((SOURCE) == RCC_MCOSource_PLLCLK) || ((SOURCE) == RCC_MCOSource_LSE))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_MCOPrescaler
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#if !defined (STM32F051)
|
||||||
|
#define RCC_MCOPrescaler_1 RCC_CFGR_MCO_PRE_1
|
||||||
|
#define RCC_MCOPrescaler_2 RCC_CFGR_MCO_PRE_2
|
||||||
|
#define RCC_MCOPrescaler_4 RCC_CFGR_MCO_PRE_4
|
||||||
|
#define RCC_MCOPrescaler_8 RCC_CFGR_MCO_PRE_8
|
||||||
|
#define RCC_MCOPrescaler_16 RCC_CFGR_MCO_PRE_16
|
||||||
|
#define RCC_MCOPrescaler_32 RCC_CFGR_MCO_PRE_32
|
||||||
|
#define RCC_MCOPrescaler_64 RCC_CFGR_MCO_PRE_64
|
||||||
|
#define RCC_MCOPrescaler_128 RCC_CFGR_MCO_PRE_128
|
||||||
|
|
||||||
|
#define IS_RCC_MCO_PRESCALER(PRESCALER) (((PRESCALER) == RCC_MCOPrescaler_1) || \
|
||||||
|
((PRESCALER) == RCC_MCOPrescaler_2) || \
|
||||||
|
((PRESCALER) == RCC_MCOPrescaler_4) || \
|
||||||
|
((PRESCALER) == RCC_MCOPrescaler_8) || \
|
||||||
|
((PRESCALER) == RCC_MCOPrescaler_16) || \
|
||||||
|
((PRESCALER) == RCC_MCOPrescaler_32) || \
|
||||||
|
((PRESCALER) == RCC_MCOPrescaler_64) || \
|
||||||
|
((PRESCALER) == RCC_MCOPrescaler_128))
|
||||||
|
#endif /* STM32F051 */
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RCC_Flag
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RCC_FLAG_HSIRDY ((uint8_t)0x01)
|
||||||
|
#define RCC_FLAG_HSERDY ((uint8_t)0x11)
|
||||||
|
#define RCC_FLAG_PLLRDY ((uint8_t)0x19)
|
||||||
|
#define RCC_FLAG_LSERDY ((uint8_t)0x21)
|
||||||
|
#define RCC_FLAG_LSIRDY ((uint8_t)0x41)
|
||||||
|
#define RCC_FLAG_V18PWRRSTF ((uint8_t)0x57)
|
||||||
|
#define RCC_FLAG_OBLRST ((uint8_t)0x59)
|
||||||
|
#define RCC_FLAG_PINRST ((uint8_t)0x5A)
|
||||||
|
#define RCC_FLAG_PORRST ((uint8_t)0x5B)
|
||||||
|
#define RCC_FLAG_SFTRST ((uint8_t)0x5C)
|
||||||
|
#define RCC_FLAG_IWDGRST ((uint8_t)0x5D)
|
||||||
|
#define RCC_FLAG_WWDGRST ((uint8_t)0x5E)
|
||||||
|
#define RCC_FLAG_LPWRRST ((uint8_t)0x5F)
|
||||||
|
#define RCC_FLAG_HSI14RDY ((uint8_t)0x61)
|
||||||
|
#define RCC_FLAG_HSI48RDY ((uint8_t)0x71) /*!< Only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || \
|
||||||
|
((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \
|
||||||
|
((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_OBLRST) || \
|
||||||
|
((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || \
|
||||||
|
((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDGRST) || \
|
||||||
|
((FLAG) == RCC_FLAG_WWDGRST) || ((FLAG) == RCC_FLAG_LPWRRST) || \
|
||||||
|
((FLAG) == RCC_FLAG_HSI14RDY)|| ((FLAG) == RCC_FLAG_HSI48RDY)|| \
|
||||||
|
((FLAG) == RCC_FLAG_V18PWRRSTF))
|
||||||
|
|
||||||
|
#define IS_RCC_HSI_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)
|
||||||
|
#define IS_RCC_HSI14_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the RCC clock configuration to the default reset state */
|
||||||
|
void RCC_DeInit(void);
|
||||||
|
|
||||||
|
/* Internal/external clocks, PLL, CSS and MCO configuration functions *********/
|
||||||
|
void RCC_HSEConfig(uint8_t RCC_HSE);
|
||||||
|
ErrorStatus RCC_WaitForHSEStartUp(void);
|
||||||
|
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue);
|
||||||
|
void RCC_HSICmd(FunctionalState NewState);
|
||||||
|
void RCC_AdjustHSI14CalibrationValue(uint8_t HSI14CalibrationValue);
|
||||||
|
void RCC_HSI14Cmd(FunctionalState NewState);
|
||||||
|
void RCC_HSI14ADCRequestCmd(FunctionalState NewState);
|
||||||
|
void RCC_LSEConfig(uint32_t RCC_LSE);
|
||||||
|
void RCC_LSEDriveConfig(uint32_t RCC_LSEDrive);
|
||||||
|
void RCC_LSICmd(FunctionalState NewState);
|
||||||
|
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul);
|
||||||
|
void RCC_PLLCmd(FunctionalState NewState);
|
||||||
|
void RCC_HSI48Cmd(FunctionalState NewState); /*!< Only applicable for STM32F072 devices */
|
||||||
|
uint32_t RCC_GetHSI48CalibrationValue(void); /*!< Only applicable for STM32F072 devices */
|
||||||
|
void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Div);
|
||||||
|
void RCC_ClockSecuritySystemCmd(FunctionalState NewState);
|
||||||
|
#ifdef STM32F051
|
||||||
|
void RCC_MCOConfig(uint8_t RCC_MCOSource);
|
||||||
|
#else
|
||||||
|
void RCC_MCOConfig(uint8_t RCC_MCOSource,uint32_t RCC_MCOPrescaler);
|
||||||
|
#endif /* STM32F051 */
|
||||||
|
|
||||||
|
/* System, AHB and APB busses clocks configuration functions ******************/
|
||||||
|
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource);
|
||||||
|
uint8_t RCC_GetSYSCLKSource(void);
|
||||||
|
void RCC_HCLKConfig(uint32_t RCC_SYSCLK);
|
||||||
|
void RCC_PCLKConfig(uint32_t RCC_HCLK);
|
||||||
|
void RCC_ADCCLKConfig(uint32_t RCC_ADCCLK); /* This function is obsolete.
|
||||||
|
For proper ADC clock selection, refer to
|
||||||
|
ADC_ClockModeConfig() in the ADC driver */
|
||||||
|
void RCC_CECCLKConfig(uint32_t RCC_CECCLK);
|
||||||
|
void RCC_I2CCLKConfig(uint32_t RCC_I2CCLK);
|
||||||
|
void RCC_USARTCLKConfig(uint32_t RCC_USARTCLK);
|
||||||
|
void RCC_USBCLKConfig(uint32_t RCC_USBCLK); /*!< Only applicable for STM32F042 and STM32F072 devices */
|
||||||
|
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks);
|
||||||
|
|
||||||
|
/* Peripheral clocks configuration functions **********************************/
|
||||||
|
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource);
|
||||||
|
void RCC_RTCCLKCmd(FunctionalState NewState);
|
||||||
|
void RCC_BackupResetCmd(FunctionalState NewState);
|
||||||
|
|
||||||
|
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState);
|
||||||
|
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState);
|
||||||
|
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState);
|
||||||
|
|
||||||
|
void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState);
|
||||||
|
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState);
|
||||||
|
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState);
|
||||||
|
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG);
|
||||||
|
void RCC_ClearFlag(void);
|
||||||
|
ITStatus RCC_GetITStatus(uint8_t RCC_IT);
|
||||||
|
void RCC_ClearITPendingBit(uint8_t RCC_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_RCC_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,807 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_rtc.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the RTC firmware
|
||||||
|
* library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_RTC_H
|
||||||
|
#define __STM32F0XX_RTC_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup RTC
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief RTC Init structures definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t RTC_HourFormat; /*!< Specifies the RTC Hour Format.
|
||||||
|
This parameter can be a value of @ref RTC_Hour_Formats */
|
||||||
|
|
||||||
|
uint32_t RTC_AsynchPrediv; /*!< Specifies the RTC Asynchronous Predivider value.
|
||||||
|
This parameter must be set to a value lower than 0x7F */
|
||||||
|
|
||||||
|
uint32_t RTC_SynchPrediv; /*!< Specifies the RTC Synchronous Predivider value.
|
||||||
|
This parameter must be set to a value lower than 0x1FFF */
|
||||||
|
}RTC_InitTypeDef;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief RTC Time structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint8_t RTC_Hours; /*!< Specifies the RTC Time Hour.
|
||||||
|
This parameter must be set to a value in the 0-12 range
|
||||||
|
if the RTC_HourFormat_12 is selected or 0-23 range if
|
||||||
|
the RTC_HourFormat_24 is selected. */
|
||||||
|
|
||||||
|
uint8_t RTC_Minutes; /*!< Specifies the RTC Time Minutes.
|
||||||
|
This parameter must be set to a value in the 0-59 range. */
|
||||||
|
|
||||||
|
uint8_t RTC_Seconds; /*!< Specifies the RTC Time Seconds.
|
||||||
|
This parameter must be set to a value in the 0-59 range. */
|
||||||
|
|
||||||
|
uint8_t RTC_H12; /*!< Specifies the RTC AM/PM Time.
|
||||||
|
This parameter can be a value of @ref RTC_AM_PM_Definitions */
|
||||||
|
}RTC_TimeTypeDef;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief RTC Date structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint8_t RTC_WeekDay; /*!< Specifies the RTC Date WeekDay.
|
||||||
|
This parameter can be a value of @ref RTC_WeekDay_Definitions */
|
||||||
|
|
||||||
|
uint8_t RTC_Month; /*!< Specifies the RTC Date Month.
|
||||||
|
This parameter can be a value of @ref RTC_Month_Date_Definitions */
|
||||||
|
|
||||||
|
uint8_t RTC_Date; /*!< Specifies the RTC Date.
|
||||||
|
This parameter must be set to a value in the 1-31 range. */
|
||||||
|
|
||||||
|
uint8_t RTC_Year; /*!< Specifies the RTC Date Year.
|
||||||
|
This parameter must be set to a value in the 0-99 range. */
|
||||||
|
}RTC_DateTypeDef;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief RTC Alarm structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
RTC_TimeTypeDef RTC_AlarmTime; /*!< Specifies the RTC Alarm Time members. */
|
||||||
|
|
||||||
|
uint32_t RTC_AlarmMask; /*!< Specifies the RTC Alarm Masks.
|
||||||
|
This parameter can be a value of @ref RTC_AlarmMask_Definitions */
|
||||||
|
|
||||||
|
uint32_t RTC_AlarmDateWeekDaySel; /*!< Specifies the RTC Alarm is on Date or WeekDay.
|
||||||
|
This parameter can be a value of @ref RTC_AlarmDateWeekDay_Definitions */
|
||||||
|
|
||||||
|
uint8_t RTC_AlarmDateWeekDay; /*!< Specifies the RTC Alarm Date/WeekDay.
|
||||||
|
This parameter must be set to a value in the 1-31 range
|
||||||
|
if the Alarm Date is selected.
|
||||||
|
This parameter can be a value of @ref RTC_WeekDay_Definitions
|
||||||
|
if the Alarm WeekDay is selected. */
|
||||||
|
}RTC_AlarmTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup RTC_Hour_Formats
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_HourFormat_24 ((uint32_t)0x00000000)
|
||||||
|
#define RTC_HourFormat_12 ((uint32_t)0x00000040)
|
||||||
|
#define IS_RTC_HOUR_FORMAT(FORMAT) (((FORMAT) == RTC_HourFormat_12) || \
|
||||||
|
((FORMAT) == RTC_HourFormat_24))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Asynchronous_Predivider
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_RTC_ASYNCH_PREDIV(PREDIV) ((PREDIV) <= 0x7F)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup RTC_Synchronous_Predivider
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_RTC_SYNCH_PREDIV(PREDIV) ((PREDIV) <= 0x7FFF)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Time_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_RTC_HOUR12(HOUR) (((HOUR) > 0) && ((HOUR) <= 12))
|
||||||
|
#define IS_RTC_HOUR24(HOUR) ((HOUR) <= 23)
|
||||||
|
#define IS_RTC_MINUTES(MINUTES) ((MINUTES) <= 59)
|
||||||
|
#define IS_RTC_SECONDS(SECONDS) ((SECONDS) <= 59)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_AM_PM_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_H12_AM ((uint8_t)0x00)
|
||||||
|
#define RTC_H12_PM ((uint8_t)0x40)
|
||||||
|
#define IS_RTC_H12(PM) (((PM) == RTC_H12_AM) || ((PM) == RTC_H12_PM))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Year_Date_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_RTC_YEAR(YEAR) ((YEAR) <= 99)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Month_Date_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_Month_January ((uint8_t)0x01)
|
||||||
|
#define RTC_Month_February ((uint8_t)0x02)
|
||||||
|
#define RTC_Month_March ((uint8_t)0x03)
|
||||||
|
#define RTC_Month_April ((uint8_t)0x04)
|
||||||
|
#define RTC_Month_May ((uint8_t)0x05)
|
||||||
|
#define RTC_Month_June ((uint8_t)0x06)
|
||||||
|
#define RTC_Month_July ((uint8_t)0x07)
|
||||||
|
#define RTC_Month_August ((uint8_t)0x08)
|
||||||
|
#define RTC_Month_September ((uint8_t)0x09)
|
||||||
|
#define RTC_Month_October ((uint8_t)0x10)
|
||||||
|
#define RTC_Month_November ((uint8_t)0x11)
|
||||||
|
#define RTC_Month_December ((uint8_t)0x12)
|
||||||
|
#define IS_RTC_MONTH(MONTH) (((MONTH) >= 1) && ((MONTH) <= 12))
|
||||||
|
#define IS_RTC_DATE(DATE) (((DATE) >= 1) && ((DATE) <= 31))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_WeekDay_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RTC_Weekday_Monday ((uint8_t)0x01)
|
||||||
|
#define RTC_Weekday_Tuesday ((uint8_t)0x02)
|
||||||
|
#define RTC_Weekday_Wednesday ((uint8_t)0x03)
|
||||||
|
#define RTC_Weekday_Thursday ((uint8_t)0x04)
|
||||||
|
#define RTC_Weekday_Friday ((uint8_t)0x05)
|
||||||
|
#define RTC_Weekday_Saturday ((uint8_t)0x6)
|
||||||
|
#define RTC_Weekday_Sunday ((uint8_t)0x07)
|
||||||
|
#define IS_RTC_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_Weekday_Monday) || \
|
||||||
|
((WEEKDAY) == RTC_Weekday_Tuesday) || \
|
||||||
|
((WEEKDAY) == RTC_Weekday_Wednesday) || \
|
||||||
|
((WEEKDAY) == RTC_Weekday_Thursday) || \
|
||||||
|
((WEEKDAY) == RTC_Weekday_Friday) || \
|
||||||
|
((WEEKDAY) == RTC_Weekday_Saturday) || \
|
||||||
|
((WEEKDAY) == RTC_Weekday_Sunday))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup RTC_Alarm_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(DATE) (((DATE) > 0) && ((DATE) <= 31))
|
||||||
|
#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_Weekday_Monday) || \
|
||||||
|
((WEEKDAY) == RTC_Weekday_Tuesday) || \
|
||||||
|
((WEEKDAY) == RTC_Weekday_Wednesday) || \
|
||||||
|
((WEEKDAY) == RTC_Weekday_Thursday) || \
|
||||||
|
((WEEKDAY) == RTC_Weekday_Friday) || \
|
||||||
|
((WEEKDAY) == RTC_Weekday_Saturday) || \
|
||||||
|
((WEEKDAY) == RTC_Weekday_Sunday))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup RTC_AlarmDateWeekDay_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_AlarmDateWeekDaySel_Date ((uint32_t)0x00000000)
|
||||||
|
#define RTC_AlarmDateWeekDaySel_WeekDay ((uint32_t)0x40000000)
|
||||||
|
|
||||||
|
#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(SEL) (((SEL) == RTC_AlarmDateWeekDaySel_Date) || \
|
||||||
|
((SEL) == RTC_AlarmDateWeekDaySel_WeekDay))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup RTC_AlarmMask_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_AlarmMask_None ((uint32_t)0x00000000)
|
||||||
|
#define RTC_AlarmMask_DateWeekDay ((uint32_t)0x80000000)
|
||||||
|
#define RTC_AlarmMask_Hours ((uint32_t)0x00800000)
|
||||||
|
#define RTC_AlarmMask_Minutes ((uint32_t)0x00008000)
|
||||||
|
#define RTC_AlarmMask_Seconds ((uint32_t)0x00000080)
|
||||||
|
#define RTC_AlarmMask_All ((uint32_t)0x80808080)
|
||||||
|
#define IS_RTC_ALARM_MASK(MASK) (((MASK) & 0x7F7F7F7F) == (uint32_t)RESET)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Alarms_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_Alarm_A ((uint32_t)0x00000100)
|
||||||
|
#define IS_RTC_ALARM(ALARM) ((ALARM) == RTC_Alarm_A)
|
||||||
|
#define IS_RTC_CMD_ALARM(ALARM) (((ALARM) & (RTC_Alarm_A)) != (uint32_t)RESET)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Alarm_Sub_Seconds_Masks Definitions.
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_AlarmSubSecondMask_All ((uint8_t)0x00) /*!< All Alarm SS fields are masked.
|
||||||
|
There is no comparison on sub seconds
|
||||||
|
for Alarm */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_1 ((uint8_t)0x01) /*!< SS[14:1] are don't care in Alarm
|
||||||
|
comparison. Only SS[0] is compared. */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_2 ((uint8_t)0x02) /*!< SS[14:2] are don't care in Alarm
|
||||||
|
comparison. Only SS[1:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_3 ((uint8_t)0x03) /*!< SS[14:3] are don't care in Alarm
|
||||||
|
comparison. Only SS[2:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_4 ((uint8_t)0x04) /*!< SS[14:4] are don't care in Alarm
|
||||||
|
comparison. Only SS[3:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_5 ((uint8_t)0x05) /*!< SS[14:5] are don't care in Alarm
|
||||||
|
comparison. Only SS[4:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_6 ((uint8_t)0x06) /*!< SS[14:6] are don't care in Alarm
|
||||||
|
comparison. Only SS[5:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_7 ((uint8_t)0x07) /*!< SS[14:7] are don't care in Alarm
|
||||||
|
comparison. Only SS[6:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_8 ((uint8_t)0x08) /*!< SS[14:8] are don't care in Alarm
|
||||||
|
comparison. Only SS[7:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_9 ((uint8_t)0x09) /*!< SS[14:9] are don't care in Alarm
|
||||||
|
comparison. Only SS[8:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_10 ((uint8_t)0x0A) /*!< SS[14:10] are don't care in Alarm
|
||||||
|
comparison. Only SS[9:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_11 ((uint8_t)0x0B) /*!< SS[14:11] are don't care in Alarm
|
||||||
|
comparison. Only SS[10:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_12 ((uint8_t)0x0C) /*!< SS[14:12] are don't care in Alarm
|
||||||
|
comparison.Only SS[11:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14_13 ((uint8_t)0x0D) /*!< SS[14:13] are don't care in Alarm
|
||||||
|
comparison. Only SS[12:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_SS14 ((uint8_t)0x0E) /*!< SS[14] is don't care in Alarm
|
||||||
|
comparison.Only SS[13:0] are compared */
|
||||||
|
#define RTC_AlarmSubSecondMask_None ((uint8_t)0x0F) /*!< SS[14:0] are compared and must match
|
||||||
|
to activate alarm. */
|
||||||
|
#define IS_RTC_ALARM_SUB_SECOND_MASK(MASK) (((MASK) == RTC_AlarmSubSecondMask_All) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_1) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_2) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_3) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_4) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_5) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_6) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_7) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_8) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_9) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_10) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_11) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_12) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14_13) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_SS14) || \
|
||||||
|
((MASK) == RTC_AlarmSubSecondMask_None))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Alarm_Sub_Seconds_Value
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_RTC_ALARM_SUB_SECOND_VALUE(VALUE) ((VALUE) <= 0x00007FFF)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Wakeup_Timer_Definitions
|
||||||
|
* @brief These parameters are only available for STM32F072 devices
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_WakeUpClock_RTCCLK_Div16 ((uint32_t)0x00000000)
|
||||||
|
#define RTC_WakeUpClock_RTCCLK_Div8 ((uint32_t)0x00000001)
|
||||||
|
#define RTC_WakeUpClock_RTCCLK_Div4 ((uint32_t)0x00000002)
|
||||||
|
#define RTC_WakeUpClock_RTCCLK_Div2 ((uint32_t)0x00000003)
|
||||||
|
#define RTC_WakeUpClock_CK_SPRE_16bits ((uint32_t)0x00000004)
|
||||||
|
#define RTC_WakeUpClock_CK_SPRE_17bits ((uint32_t)0x00000006)
|
||||||
|
#define IS_RTC_WAKEUP_CLOCK(CLOCK) (((CLOCK) == RTC_WakeUpClock_RTCCLK_Div16) || \
|
||||||
|
((CLOCK) == RTC_WakeUpClock_RTCCLK_Div8) || \
|
||||||
|
((CLOCK) == RTC_WakeUpClock_RTCCLK_Div4) || \
|
||||||
|
((CLOCK) == RTC_WakeUpClock_RTCCLK_Div2) || \
|
||||||
|
((CLOCK) == RTC_WakeUpClock_CK_SPRE_16bits) || \
|
||||||
|
((CLOCK) == RTC_WakeUpClock_CK_SPRE_17bits))
|
||||||
|
#define IS_RTC_WAKEUP_COUNTER(COUNTER) ((COUNTER) <= 0xFFFF)
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Time_Stamp_Edges_definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_TimeStampEdge_Rising ((uint32_t)0x00000000)
|
||||||
|
#define RTC_TimeStampEdge_Falling ((uint32_t)0x00000008)
|
||||||
|
#define IS_RTC_TIMESTAMP_EDGE(EDGE) (((EDGE) == RTC_TimeStampEdge_Rising) || \
|
||||||
|
((EDGE) == RTC_TimeStampEdge_Falling))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Output_selection_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_Output_Disable ((uint32_t)0x00000000)
|
||||||
|
#define RTC_Output_AlarmA ((uint32_t)0x00200000)
|
||||||
|
#define RTC_Output_WakeUp ((uint32_t)0x00600000) /*!< available only for STM32F072 devices */
|
||||||
|
|
||||||
|
#define IS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_Output_Disable) || \
|
||||||
|
((OUTPUT) == RTC_Output_AlarmA) || \
|
||||||
|
((OUTPUT) == RTC_Output_WakeUp))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Output_Polarity_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_OutputPolarity_High ((uint32_t)0x00000000)
|
||||||
|
#define RTC_OutputPolarity_Low ((uint32_t)0x00100000)
|
||||||
|
#define IS_RTC_OUTPUT_POL(POL) (((POL) == RTC_OutputPolarity_High) || \
|
||||||
|
((POL) == RTC_OutputPolarity_Low))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup RTC_Calib_Output_selection_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_CalibOutput_512Hz ((uint32_t)0x00000000)
|
||||||
|
#define RTC_CalibOutput_1Hz ((uint32_t)0x00080000)
|
||||||
|
#define IS_RTC_CALIB_OUTPUT(OUTPUT) (((OUTPUT) == RTC_CalibOutput_512Hz) || \
|
||||||
|
((OUTPUT) == RTC_CalibOutput_1Hz))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Smooth_calib_period_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_SmoothCalibPeriod_32sec ((uint32_t)0x00000000) /*!< if RTCCLK = 32768 Hz, Smooth calibation
|
||||||
|
period is 32s, else 2exp20 RTCCLK seconds */
|
||||||
|
#define RTC_SmoothCalibPeriod_16sec ((uint32_t)0x00002000) /*!< if RTCCLK = 32768 Hz, Smooth calibation
|
||||||
|
period is 16s, else 2exp19 RTCCLK seconds */
|
||||||
|
#define RTC_SmoothCalibPeriod_8sec ((uint32_t)0x00004000) /*!< if RTCCLK = 32768 Hz, Smooth calibation
|
||||||
|
period is 8s, else 2exp18 RTCCLK seconds */
|
||||||
|
#define IS_RTC_SMOOTH_CALIB_PERIOD(PERIOD) (((PERIOD) == RTC_SmoothCalibPeriod_32sec) || \
|
||||||
|
((PERIOD) == RTC_SmoothCalibPeriod_16sec) || \
|
||||||
|
((PERIOD) == RTC_SmoothCalibPeriod_8sec))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Smooth_calib_Plus_pulses_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_SmoothCalibPlusPulses_Set ((uint32_t)0x00008000) /*!< The number of RTCCLK pulses added
|
||||||
|
during a X -second window = Y - CALM[8:0].
|
||||||
|
with Y = 512, 256, 128 when X = 32, 16, 8 */
|
||||||
|
#define RTC_SmoothCalibPlusPulses_Reset ((uint32_t)0x00000000) /*!< The number of RTCCLK pulses subbstited
|
||||||
|
during a 32-second window = CALM[8:0]. */
|
||||||
|
#define IS_RTC_SMOOTH_CALIB_PLUS(PLUS) (((PLUS) == RTC_SmoothCalibPlusPulses_Set) || \
|
||||||
|
((PLUS) == RTC_SmoothCalibPlusPulses_Reset))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Smooth_calib_Minus_pulses_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_RTC_SMOOTH_CALIB_MINUS(VALUE) ((VALUE) <= 0x000001FF)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_DayLightSaving_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_DayLightSaving_SUB1H ((uint32_t)0x00020000)
|
||||||
|
#define RTC_DayLightSaving_ADD1H ((uint32_t)0x00010000)
|
||||||
|
#define IS_RTC_DAYLIGHT_SAVING(SAVING) (((SAVING) == RTC_DayLightSaving_SUB1H) || \
|
||||||
|
((SAVING) == RTC_DayLightSaving_ADD1H))
|
||||||
|
|
||||||
|
#define RTC_StoreOperation_Reset ((uint32_t)0x00000000)
|
||||||
|
#define RTC_StoreOperation_Set ((uint32_t)0x00040000)
|
||||||
|
#define IS_RTC_STORE_OPERATION(OPERATION) (((OPERATION) == RTC_StoreOperation_Reset) || \
|
||||||
|
((OPERATION) == RTC_StoreOperation_Set))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Tamper_Trigger_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_TamperTrigger_RisingEdge ((uint32_t)0x00000000)
|
||||||
|
#define RTC_TamperTrigger_FallingEdge ((uint32_t)0x00000001)
|
||||||
|
#define RTC_TamperTrigger_LowLevel ((uint32_t)0x00000000)
|
||||||
|
#define RTC_TamperTrigger_HighLevel ((uint32_t)0x00000001)
|
||||||
|
#define IS_RTC_TAMPER_TRIGGER(TRIGGER) (((TRIGGER) == RTC_TamperTrigger_RisingEdge) || \
|
||||||
|
((TRIGGER) == RTC_TamperTrigger_FallingEdge) || \
|
||||||
|
((TRIGGER) == RTC_TamperTrigger_LowLevel) || \
|
||||||
|
((TRIGGER) == RTC_TamperTrigger_HighLevel))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Tamper_Filter_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_TamperFilter_Disable ((uint32_t)0x00000000) /*!< Tamper filter is disabled */
|
||||||
|
|
||||||
|
#define RTC_TamperFilter_2Sample ((uint32_t)0x00000800) /*!< Tamper is activated after 2
|
||||||
|
consecutive samples at the active level */
|
||||||
|
#define RTC_TamperFilter_4Sample ((uint32_t)0x00001000) /*!< Tamper is activated after 4
|
||||||
|
consecutive samples at the active level */
|
||||||
|
#define RTC_TamperFilter_8Sample ((uint32_t)0x00001800) /*!< Tamper is activated after 8
|
||||||
|
consecutive samples at the active leve. */
|
||||||
|
#define IS_RTC_TAMPER_FILTER(FILTER) (((FILTER) == RTC_TamperFilter_Disable) || \
|
||||||
|
((FILTER) == RTC_TamperFilter_2Sample) || \
|
||||||
|
((FILTER) == RTC_TamperFilter_4Sample) || \
|
||||||
|
((FILTER) == RTC_TamperFilter_8Sample))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Tamper_Sampling_Frequencies_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_TamperSamplingFreq_RTCCLK_Div32768 ((uint32_t)0x00000000) /*!< Each of the tamper inputs are sampled
|
||||||
|
with a frequency = RTCCLK / 32768 */
|
||||||
|
#define RTC_TamperSamplingFreq_RTCCLK_Div16384 ((uint32_t)0x00000100) /*!< Each of the tamper inputs are sampled
|
||||||
|
with a frequency = RTCCLK / 16384 */
|
||||||
|
#define RTC_TamperSamplingFreq_RTCCLK_Div8192 ((uint32_t)0x00000200) /*!< Each of the tamper inputs are sampled
|
||||||
|
with a frequency = RTCCLK / 8192 */
|
||||||
|
#define RTC_TamperSamplingFreq_RTCCLK_Div4096 ((uint32_t)0x00000300) /*!< Each of the tamper inputs are sampled
|
||||||
|
with a frequency = RTCCLK / 4096 */
|
||||||
|
#define RTC_TamperSamplingFreq_RTCCLK_Div2048 ((uint32_t)0x00000400) /*!< Each of the tamper inputs are sampled
|
||||||
|
with a frequency = RTCCLK / 2048 */
|
||||||
|
#define RTC_TamperSamplingFreq_RTCCLK_Div1024 ((uint32_t)0x00000500) /*!< Each of the tamper inputs are sampled
|
||||||
|
with a frequency = RTCCLK / 1024 */
|
||||||
|
#define RTC_TamperSamplingFreq_RTCCLK_Div512 ((uint32_t)0x00000600) /*!< Each of the tamper inputs are sampled
|
||||||
|
with a frequency = RTCCLK / 512 */
|
||||||
|
#define RTC_TamperSamplingFreq_RTCCLK_Div256 ((uint32_t)0x00000700) /*!< Each of the tamper inputs are sampled
|
||||||
|
with a frequency = RTCCLK / 256 */
|
||||||
|
#define IS_RTC_TAMPER_SAMPLING_FREQ(FREQ) (((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div32768) || \
|
||||||
|
((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div16384) || \
|
||||||
|
((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div8192) || \
|
||||||
|
((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div4096) || \
|
||||||
|
((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div2048) || \
|
||||||
|
((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div1024) || \
|
||||||
|
((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div512) || \
|
||||||
|
((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div256))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Tamper_Pin_Precharge_Duration_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_TamperPrechargeDuration_1RTCCLK ((uint32_t)0x00000000) /*!< Tamper pins are pre-charged before
|
||||||
|
sampling during 1 RTCCLK cycle */
|
||||||
|
#define RTC_TamperPrechargeDuration_2RTCCLK ((uint32_t)0x00002000) /*!< Tamper pins are pre-charged before
|
||||||
|
sampling during 2 RTCCLK cycles */
|
||||||
|
#define RTC_TamperPrechargeDuration_4RTCCLK ((uint32_t)0x00004000) /*!< Tamper pins are pre-charged before
|
||||||
|
sampling during 4 RTCCLK cycles */
|
||||||
|
#define RTC_TamperPrechargeDuration_8RTCCLK ((uint32_t)0x00006000) /*!< Tamper pins are pre-charged before
|
||||||
|
sampling during 8 RTCCLK cycles */
|
||||||
|
|
||||||
|
#define IS_RTC_TAMPER_PRECHARGE_DURATION(DURATION) (((DURATION) == RTC_TamperPrechargeDuration_1RTCCLK) || \
|
||||||
|
((DURATION) == RTC_TamperPrechargeDuration_2RTCCLK) || \
|
||||||
|
((DURATION) == RTC_TamperPrechargeDuration_4RTCCLK) || \
|
||||||
|
((DURATION) == RTC_TamperPrechargeDuration_8RTCCLK))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Tamper_Pins_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_Tamper_1 RTC_TAFCR_TAMP1E /*!< Tamper detection enable for
|
||||||
|
input tamper 1 */
|
||||||
|
#define RTC_Tamper_2 RTC_TAFCR_TAMP2E /*!< Tamper detection enable for
|
||||||
|
input tamper 2 */
|
||||||
|
#define RTC_Tamper_3 RTC_TAFCR_TAMP3E /*!< Tamper detection enable for
|
||||||
|
input tamper 3, available only
|
||||||
|
for STM32F072 devices */
|
||||||
|
#define IS_RTC_TAMPER(TAMPER) ((((TAMPER) & (uint32_t)0xFFFFFFD6) == 0x00) && ((TAMPER) != (uint32_t)RESET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Output_Type_ALARM_OUT
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_OutputType_OpenDrain ((uint32_t)0x00000000)
|
||||||
|
#define RTC_OutputType_PushPull ((uint32_t)0x00040000)
|
||||||
|
#define IS_RTC_OUTPUT_TYPE(TYPE) (((TYPE) == RTC_OutputType_OpenDrain) || \
|
||||||
|
((TYPE) == RTC_OutputType_PushPull))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Add_1_Second_Parameter_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_ShiftAdd1S_Reset ((uint32_t)0x00000000)
|
||||||
|
#define RTC_ShiftAdd1S_Set ((uint32_t)0x80000000)
|
||||||
|
#define IS_RTC_SHIFT_ADD1S(SEL) (((SEL) == RTC_ShiftAdd1S_Reset) || \
|
||||||
|
((SEL) == RTC_ShiftAdd1S_Set))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Substract_Fraction_Of_Second_Value
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_RTC_SHIFT_SUBFS(FS) ((FS) <= 0x00007FFF)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Backup_Registers_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define RTC_BKP_DR0 ((uint32_t)0x00000000)
|
||||||
|
#define RTC_BKP_DR1 ((uint32_t)0x00000001)
|
||||||
|
#define RTC_BKP_DR2 ((uint32_t)0x00000002)
|
||||||
|
#define RTC_BKP_DR3 ((uint32_t)0x00000003)
|
||||||
|
#define RTC_BKP_DR4 ((uint32_t)0x00000004)
|
||||||
|
#define IS_RTC_BKP(BKP) (((BKP) == RTC_BKP_DR0) || \
|
||||||
|
((BKP) == RTC_BKP_DR1) || \
|
||||||
|
((BKP) == RTC_BKP_DR2) || \
|
||||||
|
((BKP) == RTC_BKP_DR3) || \
|
||||||
|
((BKP) == RTC_BKP_DR4))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Input_parameter_format_definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_Format_BIN ((uint32_t)0x000000000)
|
||||||
|
#define RTC_Format_BCD ((uint32_t)0x000000001)
|
||||||
|
#define IS_RTC_FORMAT(FORMAT) (((FORMAT) == RTC_Format_BIN) || ((FORMAT) == RTC_Format_BCD))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Flags_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_FLAG_RECALPF RTC_ISR_RECALPF
|
||||||
|
#define RTC_FLAG_TAMP3F RTC_ISR_TAMP3F /*!< Only available for STM32F072 devices */
|
||||||
|
#define RTC_FLAG_TAMP2F RTC_ISR_TAMP2F
|
||||||
|
#define RTC_FLAG_TAMP1F RTC_ISR_TAMP1F
|
||||||
|
#define RTC_FLAG_TSOVF RTC_ISR_TSOVF
|
||||||
|
#define RTC_FLAG_TSF RTC_ISR_TSF
|
||||||
|
#define RTC_FLAG_WUTF RTC_ISR_WUTF /*!< Only available for STM32F072 devices */
|
||||||
|
#define RTC_FLAG_ALRAF RTC_ISR_ALRAF
|
||||||
|
#define RTC_FLAG_INITF RTC_ISR_INITF
|
||||||
|
#define RTC_FLAG_RSF RTC_ISR_RSF
|
||||||
|
#define RTC_FLAG_INITS RTC_ISR_INITS
|
||||||
|
#define RTC_FLAG_SHPF RTC_ISR_SHPF
|
||||||
|
#define RTC_FLAG_WUTWF RTC_ISR_WUTWF /*!< Only available for STM32F072 devices */
|
||||||
|
#define RTC_FLAG_ALRAWF RTC_ISR_ALRAWF
|
||||||
|
|
||||||
|
#define IS_RTC_GET_FLAG(FLAG) (((FLAG) == RTC_FLAG_TSOVF) || ((FLAG) == RTC_FLAG_TSF) || \
|
||||||
|
((FLAG) == RTC_FLAG_WUTF) || ((FLAG) == RTC_FLAG_ALRAWF) || \
|
||||||
|
((FLAG) == RTC_FLAG_ALRAF) || ((FLAG) == RTC_FLAG_INITF) || \
|
||||||
|
((FLAG) == RTC_FLAG_RSF) || ((FLAG) == RTC_FLAG_WUTWF) || \
|
||||||
|
((FLAG) == RTC_FLAG_TAMP1F) || ((FLAG) == RTC_FLAG_TAMP2F) || \
|
||||||
|
((FLAG) == RTC_FLAG_TAMP3F) || ((FLAG) == RTC_FLAG_RECALPF) || \
|
||||||
|
((FLAG) == RTC_FLAG_SHPF))
|
||||||
|
#define IS_RTC_CLEAR_FLAG(FLAG) (((FLAG) != (uint32_t)RESET) && (((FLAG) & 0xFFFF02DF) == (uint32_t)RESET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup RTC_Interrupts_Definitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define RTC_IT_TS ((uint32_t)0x00008000)
|
||||||
|
#define RTC_IT_WUT ((uint32_t)0x00004000) /* Available only for STM32F072 devices */
|
||||||
|
#define RTC_IT_ALRA ((uint32_t)0x00001000)
|
||||||
|
#define RTC_IT_TAMP ((uint32_t)0x00000004) /* Used only to Enable the Tamper Interrupt */
|
||||||
|
#define RTC_IT_TAMP1 ((uint32_t)0x00020000)
|
||||||
|
#define RTC_IT_TAMP2 ((uint32_t)0x00040000)
|
||||||
|
#define RTC_IT_TAMP3 ((uint32_t)0x00080000) /* Available only for STM32F072 devices */
|
||||||
|
|
||||||
|
#define IS_RTC_CONFIG_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFFF2FFB) == (uint32_t)RESET))
|
||||||
|
#define IS_RTC_GET_IT(IT) (((IT) == RTC_IT_TS) || ((IT) == RTC_IT_ALRA) || \
|
||||||
|
((IT) == RTC_IT_TAMP1) || ((IT) == RTC_IT_WUT) || \
|
||||||
|
((IT) == RTC_IT_TAMP2) || ((IT) == RTC_IT_TAMP3))
|
||||||
|
|
||||||
|
#define IS_RTC_CLEAR_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFF12FFF) == (uint32_t)RESET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
/* Function used to set the RTC configuration to the default reset state *****/
|
||||||
|
ErrorStatus RTC_DeInit(void);
|
||||||
|
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct);
|
||||||
|
void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct);
|
||||||
|
void RTC_WriteProtectionCmd(FunctionalState NewState);
|
||||||
|
ErrorStatus RTC_EnterInitMode(void);
|
||||||
|
void RTC_ExitInitMode(void);
|
||||||
|
ErrorStatus RTC_WaitForSynchro(void);
|
||||||
|
ErrorStatus RTC_RefClockCmd(FunctionalState NewState);
|
||||||
|
void RTC_BypassShadowCmd(FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Time and Date configuration functions **************************************/
|
||||||
|
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct);
|
||||||
|
void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct);
|
||||||
|
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct);
|
||||||
|
uint32_t RTC_GetSubSecond(void);
|
||||||
|
ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct);
|
||||||
|
void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct);
|
||||||
|
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct);
|
||||||
|
|
||||||
|
/* Alarms (Alarm A) configuration functions **********************************/
|
||||||
|
void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct);
|
||||||
|
void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct);
|
||||||
|
void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct);
|
||||||
|
ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState);
|
||||||
|
void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint8_t RTC_AlarmSubSecondMask);
|
||||||
|
uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm);
|
||||||
|
|
||||||
|
/* WakeUp Timer configuration functions ***************************************/
|
||||||
|
void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock); /*!< available only for STM32F072 devices */
|
||||||
|
void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter); /*!< available only for STM32F072 devices */
|
||||||
|
uint32_t RTC_GetWakeUpCounter(void); /*!< available only for STM32F072 devices */
|
||||||
|
ErrorStatus RTC_WakeUpCmd(FunctionalState NewState); /*!< available only for STM32F072 devices */
|
||||||
|
|
||||||
|
/* Daylight Saving configuration functions ************************************/
|
||||||
|
void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation);
|
||||||
|
uint32_t RTC_GetStoreOperation(void);
|
||||||
|
|
||||||
|
/* Output pin Configuration function ******************************************/
|
||||||
|
void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity);
|
||||||
|
|
||||||
|
/* Digital Calibration configuration functions ********************************/
|
||||||
|
void RTC_CalibOutputCmd(FunctionalState NewState);
|
||||||
|
void RTC_CalibOutputConfig(uint32_t RTC_CalibOutput);
|
||||||
|
ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod,
|
||||||
|
uint32_t RTC_SmoothCalibPlusPulses,
|
||||||
|
uint32_t RTC_SmouthCalibMinusPulsesValue);
|
||||||
|
|
||||||
|
/* TimeStamp configuration functions ******************************************/
|
||||||
|
void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState);
|
||||||
|
void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, RTC_DateTypeDef* RTC_StampDateStruct);
|
||||||
|
uint32_t RTC_GetTimeStampSubSecond(void);
|
||||||
|
|
||||||
|
/* Tampers configuration functions ********************************************/
|
||||||
|
void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger);
|
||||||
|
void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState);
|
||||||
|
void RTC_TamperFilterConfig(uint32_t RTC_TamperFilter);
|
||||||
|
void RTC_TamperSamplingFreqConfig(uint32_t RTC_TamperSamplingFreq);
|
||||||
|
void RTC_TamperPinsPrechargeDuration(uint32_t RTC_TamperPrechargeDuration);
|
||||||
|
void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState);
|
||||||
|
void RTC_TamperPullUpCmd(FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Backup Data Registers configuration functions ******************************/
|
||||||
|
void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data);
|
||||||
|
uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR);
|
||||||
|
|
||||||
|
/* Output Type Config configuration functions *********************************/
|
||||||
|
void RTC_OutputTypeConfig(uint32_t RTC_OutputType);
|
||||||
|
|
||||||
|
/* RTC_Shift_control_synchonisation_functions *********************************/
|
||||||
|
ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState);
|
||||||
|
FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG);
|
||||||
|
void RTC_ClearFlag(uint32_t RTC_FLAG);
|
||||||
|
ITStatus RTC_GetITStatus(uint32_t RTC_IT);
|
||||||
|
void RTC_ClearITPendingBit(uint32_t RTC_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__STM32F0XX_RTC_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,588 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_spi.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the SPI
|
||||||
|
* firmware library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_SPI_H
|
||||||
|
#define __STM32F0XX_SPI_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup SPI
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief SPI Init structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint16_t SPI_Direction; /*!< Specifies the SPI unidirectional or bidirectional data mode.
|
||||||
|
This parameter can be a value of @ref SPI_data_direction */
|
||||||
|
|
||||||
|
uint16_t SPI_Mode; /*!< Specifies the SPI mode (Master/Slave).
|
||||||
|
This parameter can be a value of @ref SPI_mode */
|
||||||
|
|
||||||
|
uint16_t SPI_DataSize; /*!< Specifies the SPI data size.
|
||||||
|
This parameter can be a value of @ref SPI_data_size */
|
||||||
|
|
||||||
|
uint16_t SPI_CPOL; /*!< Specifies the serial clock steady state.
|
||||||
|
This parameter can be a value of @ref SPI_Clock_Polarity */
|
||||||
|
|
||||||
|
uint16_t SPI_CPHA; /*!< Specifies the clock active edge for the bit capture.
|
||||||
|
This parameter can be a value of @ref SPI_Clock_Phase */
|
||||||
|
|
||||||
|
uint16_t SPI_NSS; /*!< Specifies whether the NSS signal is managed by
|
||||||
|
hardware (NSS pin) or by software using the SSI bit.
|
||||||
|
This parameter can be a value of @ref SPI_Slave_Select_management */
|
||||||
|
|
||||||
|
uint16_t SPI_BaudRatePrescaler; /*!< Specifies the Baud Rate prescaler value which will be
|
||||||
|
used to configure the transmit and receive SCK clock.
|
||||||
|
This parameter can be a value of @ref SPI_BaudRate_Prescaler
|
||||||
|
@note The communication clock is derived from the master
|
||||||
|
clock. The slave clock does not need to be set. */
|
||||||
|
|
||||||
|
uint16_t SPI_FirstBit; /*!< Specifies whether data transfers start from MSB or LSB bit.
|
||||||
|
This parameter can be a value of @ref SPI_MSB_LSB_transmission */
|
||||||
|
|
||||||
|
uint16_t SPI_CRCPolynomial; /*!< Specifies the polynomial used for the CRC calculation. */
|
||||||
|
}SPI_InitTypeDef;
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief I2S Init structure definition
|
||||||
|
* @note These parameters are not available for STM32F030 devices.
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint16_t I2S_Mode; /*!< Specifies the I2S operating mode.
|
||||||
|
This parameter can be a value of @ref SPI_I2S_Mode */
|
||||||
|
|
||||||
|
uint16_t I2S_Standard; /*!< Specifies the standard used for the I2S communication.
|
||||||
|
This parameter can be a value of @ref SPI_I2S_Standard */
|
||||||
|
|
||||||
|
uint16_t I2S_DataFormat; /*!< Specifies the data format for the I2S communication.
|
||||||
|
This parameter can be a value of @ref SPI_I2S_Data_Format */
|
||||||
|
|
||||||
|
uint16_t I2S_MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not.
|
||||||
|
This parameter can be a value of @ref SPI_I2S_MCLK_Output */
|
||||||
|
|
||||||
|
uint32_t I2S_AudioFreq; /*!< Specifies the frequency selected for the I2S communication.
|
||||||
|
This parameter can be a value of @ref SPI_I2S_Audio_Frequency */
|
||||||
|
|
||||||
|
uint16_t I2S_CPOL; /*!< Specifies the idle state of the I2S clock.
|
||||||
|
This parameter can be a value of @ref SPI_I2S_Clock_Polarity */
|
||||||
|
}I2S_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_SPI_ALL_PERIPH(PERIPH) (((PERIPH) == SPI1) || \
|
||||||
|
((PERIPH) == SPI2))
|
||||||
|
|
||||||
|
#define IS_SPI_1_PERIPH(PERIPH) (((PERIPH) == SPI1))
|
||||||
|
|
||||||
|
/** @defgroup SPI_data_direction
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_Direction_2Lines_FullDuplex ((uint16_t)0x0000)
|
||||||
|
#define SPI_Direction_2Lines_RxOnly ((uint16_t)0x0400)
|
||||||
|
#define SPI_Direction_1Line_Rx ((uint16_t)0x8000)
|
||||||
|
#define SPI_Direction_1Line_Tx ((uint16_t)0xC000)
|
||||||
|
#define IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) || \
|
||||||
|
((MODE) == SPI_Direction_2Lines_RxOnly) || \
|
||||||
|
((MODE) == SPI_Direction_1Line_Rx) || \
|
||||||
|
((MODE) == SPI_Direction_1Line_Tx))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_Mode_Master ((uint16_t)0x0104)
|
||||||
|
#define SPI_Mode_Slave ((uint16_t)0x0000)
|
||||||
|
#define IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) || \
|
||||||
|
((MODE) == SPI_Mode_Slave))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_data_size
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_DataSize_4b ((uint16_t)0x0300)
|
||||||
|
#define SPI_DataSize_5b ((uint16_t)0x0400)
|
||||||
|
#define SPI_DataSize_6b ((uint16_t)0x0500)
|
||||||
|
#define SPI_DataSize_7b ((uint16_t)0x0600)
|
||||||
|
#define SPI_DataSize_8b ((uint16_t)0x0700)
|
||||||
|
#define SPI_DataSize_9b ((uint16_t)0x0800)
|
||||||
|
#define SPI_DataSize_10b ((uint16_t)0x0900)
|
||||||
|
#define SPI_DataSize_11b ((uint16_t)0x0A00)
|
||||||
|
#define SPI_DataSize_12b ((uint16_t)0x0B00)
|
||||||
|
#define SPI_DataSize_13b ((uint16_t)0x0C00)
|
||||||
|
#define SPI_DataSize_14b ((uint16_t)0x0D00)
|
||||||
|
#define SPI_DataSize_15b ((uint16_t)0x0E00)
|
||||||
|
#define SPI_DataSize_16b ((uint16_t)0x0F00)
|
||||||
|
#define IS_SPI_DATA_SIZE(SIZE) (((SIZE) == SPI_DataSize_4b) || \
|
||||||
|
((SIZE) == SPI_DataSize_5b) || \
|
||||||
|
((SIZE) == SPI_DataSize_6b) || \
|
||||||
|
((SIZE) == SPI_DataSize_7b) || \
|
||||||
|
((SIZE) == SPI_DataSize_8b) || \
|
||||||
|
((SIZE) == SPI_DataSize_9b) || \
|
||||||
|
((SIZE) == SPI_DataSize_10b) || \
|
||||||
|
((SIZE) == SPI_DataSize_11b) || \
|
||||||
|
((SIZE) == SPI_DataSize_12b) || \
|
||||||
|
((SIZE) == SPI_DataSize_13b) || \
|
||||||
|
((SIZE) == SPI_DataSize_14b) || \
|
||||||
|
((SIZE) == SPI_DataSize_15b) || \
|
||||||
|
((SIZE) == SPI_DataSize_16b))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_CRC_length
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_CRCLength_8b ((uint16_t)0x0000)
|
||||||
|
#define SPI_CRCLength_16b SPI_CR1_CRCL
|
||||||
|
#define IS_SPI_CRC_LENGTH(LENGTH) (((LENGTH) == SPI_CRCLength_8b) || \
|
||||||
|
((LENGTH) == SPI_CRCLength_16b))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_Clock_Polarity
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_CPOL_Low ((uint16_t)0x0000)
|
||||||
|
#define SPI_CPOL_High SPI_CR1_CPOL
|
||||||
|
#define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || \
|
||||||
|
((CPOL) == SPI_CPOL_High))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_Clock_Phase
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_CPHA_1Edge ((uint16_t)0x0000)
|
||||||
|
#define SPI_CPHA_2Edge SPI_CR1_CPHA
|
||||||
|
#define IS_SPI_CPHA(CPHA) (((CPHA) == SPI_CPHA_1Edge) || \
|
||||||
|
((CPHA) == SPI_CPHA_2Edge))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_Slave_Select_management
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_NSS_Soft SPI_CR1_SSM
|
||||||
|
#define SPI_NSS_Hard ((uint16_t)0x0000)
|
||||||
|
#define IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_Soft) || \
|
||||||
|
((NSS) == SPI_NSS_Hard))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_BaudRate_Prescaler
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_BaudRatePrescaler_2 ((uint16_t)0x0000)
|
||||||
|
#define SPI_BaudRatePrescaler_4 ((uint16_t)0x0008)
|
||||||
|
#define SPI_BaudRatePrescaler_8 ((uint16_t)0x0010)
|
||||||
|
#define SPI_BaudRatePrescaler_16 ((uint16_t)0x0018)
|
||||||
|
#define SPI_BaudRatePrescaler_32 ((uint16_t)0x0020)
|
||||||
|
#define SPI_BaudRatePrescaler_64 ((uint16_t)0x0028)
|
||||||
|
#define SPI_BaudRatePrescaler_128 ((uint16_t)0x0030)
|
||||||
|
#define SPI_BaudRatePrescaler_256 ((uint16_t)0x0038)
|
||||||
|
#define IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BaudRatePrescaler_2) || \
|
||||||
|
((PRESCALER) == SPI_BaudRatePrescaler_4) || \
|
||||||
|
((PRESCALER) == SPI_BaudRatePrescaler_8) || \
|
||||||
|
((PRESCALER) == SPI_BaudRatePrescaler_16) || \
|
||||||
|
((PRESCALER) == SPI_BaudRatePrescaler_32) || \
|
||||||
|
((PRESCALER) == SPI_BaudRatePrescaler_64) || \
|
||||||
|
((PRESCALER) == SPI_BaudRatePrescaler_128) || \
|
||||||
|
((PRESCALER) == SPI_BaudRatePrescaler_256))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_MSB_LSB_transmission
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_FirstBit_MSB ((uint16_t)0x0000)
|
||||||
|
#define SPI_FirstBit_LSB SPI_CR1_LSBFIRST
|
||||||
|
#define IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FirstBit_MSB) || \
|
||||||
|
((BIT) == SPI_FirstBit_LSB))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_I2S_Mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2S_Mode_SlaveTx ((uint16_t)0x0000)
|
||||||
|
#define I2S_Mode_SlaveRx ((uint16_t)0x0100)
|
||||||
|
#define I2S_Mode_MasterTx ((uint16_t)0x0200)
|
||||||
|
#define I2S_Mode_MasterRx ((uint16_t)0x0300)
|
||||||
|
#define IS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) || \
|
||||||
|
((MODE) == I2S_Mode_SlaveRx) || \
|
||||||
|
((MODE) == I2S_Mode_MasterTx)|| \
|
||||||
|
((MODE) == I2S_Mode_MasterRx))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_I2S_Standard
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2S_Standard_Phillips ((uint16_t)0x0000)
|
||||||
|
#define I2S_Standard_MSB ((uint16_t)0x0010)
|
||||||
|
#define I2S_Standard_LSB ((uint16_t)0x0020)
|
||||||
|
#define I2S_Standard_PCMShort ((uint16_t)0x0030)
|
||||||
|
#define I2S_Standard_PCMLong ((uint16_t)0x00B0)
|
||||||
|
#define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_Standard_Phillips) || \
|
||||||
|
((STANDARD) == I2S_Standard_MSB) || \
|
||||||
|
((STANDARD) == I2S_Standard_LSB) || \
|
||||||
|
((STANDARD) == I2S_Standard_PCMShort) || \
|
||||||
|
((STANDARD) == I2S_Standard_PCMLong))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_I2S_Data_Format
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2S_DataFormat_16b ((uint16_t)0x0000)
|
||||||
|
#define I2S_DataFormat_16bextended ((uint16_t)0x0001)
|
||||||
|
#define I2S_DataFormat_24b ((uint16_t)0x0003)
|
||||||
|
#define I2S_DataFormat_32b ((uint16_t)0x0005)
|
||||||
|
#define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DataFormat_16b) || \
|
||||||
|
((FORMAT) == I2S_DataFormat_16bextended) || \
|
||||||
|
((FORMAT) == I2S_DataFormat_24b) || \
|
||||||
|
((FORMAT) == I2S_DataFormat_32b))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_I2S_MCLK_Output
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2S_MCLKOutput_Enable SPI_I2SPR_MCKOE
|
||||||
|
#define I2S_MCLKOutput_Disable ((uint16_t)0x0000)
|
||||||
|
#define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOutput_Enable) || \
|
||||||
|
((OUTPUT) == I2S_MCLKOutput_Disable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_I2S_Audio_Frequency
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2S_AudioFreq_192k ((uint32_t)192000)
|
||||||
|
#define I2S_AudioFreq_96k ((uint32_t)96000)
|
||||||
|
#define I2S_AudioFreq_48k ((uint32_t)48000)
|
||||||
|
#define I2S_AudioFreq_44k ((uint32_t)44100)
|
||||||
|
#define I2S_AudioFreq_32k ((uint32_t)32000)
|
||||||
|
#define I2S_AudioFreq_22k ((uint32_t)22050)
|
||||||
|
#define I2S_AudioFreq_16k ((uint32_t)16000)
|
||||||
|
#define I2S_AudioFreq_11k ((uint32_t)11025)
|
||||||
|
#define I2S_AudioFreq_8k ((uint32_t)8000)
|
||||||
|
#define I2S_AudioFreq_Default ((uint32_t)2)
|
||||||
|
|
||||||
|
#define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AudioFreq_8k) && \
|
||||||
|
((FREQ) <= I2S_AudioFreq_192k)) || \
|
||||||
|
((FREQ) == I2S_AudioFreq_Default))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_I2S_Clock_Polarity
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define I2S_CPOL_Low ((uint16_t)0x0000)
|
||||||
|
#define I2S_CPOL_High SPI_I2SCFGR_CKPOL
|
||||||
|
#define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || \
|
||||||
|
((CPOL) == I2S_CPOL_High))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_FIFO_reception_threshold
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_RxFIFOThreshold_HF ((uint16_t)0x0000)
|
||||||
|
#define SPI_RxFIFOThreshold_QF SPI_CR2_FRXTH
|
||||||
|
#define IS_SPI_RX_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == SPI_RxFIFOThreshold_HF) || \
|
||||||
|
((THRESHOLD) == SPI_RxFIFOThreshold_QF))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_I2S_DMA_transfer_requests
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_I2S_DMAReq_Tx SPI_CR2_TXDMAEN
|
||||||
|
#define SPI_I2S_DMAReq_Rx SPI_CR2_RXDMAEN
|
||||||
|
#define IS_SPI_I2S_DMA_REQ(REQ) ((((REQ) & (uint16_t)0xFFFC) == 0x00) && ((REQ) != 0x00))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_last_DMA_transfers
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_LastDMATransfer_TxEvenRxEven ((uint16_t)0x0000)
|
||||||
|
#define SPI_LastDMATransfer_TxOddRxEven ((uint16_t)0x4000)
|
||||||
|
#define SPI_LastDMATransfer_TxEvenRxOdd ((uint16_t)0x2000)
|
||||||
|
#define SPI_LastDMATransfer_TxOddRxOdd ((uint16_t)0x6000)
|
||||||
|
#define IS_SPI_LAST_DMA_TRANSFER(TRANSFER) (((TRANSFER) == SPI_LastDMATransfer_TxEvenRxEven) || \
|
||||||
|
((TRANSFER) == SPI_LastDMATransfer_TxOddRxEven) || \
|
||||||
|
((TRANSFER) == SPI_LastDMATransfer_TxEvenRxOdd) || \
|
||||||
|
((TRANSFER) == SPI_LastDMATransfer_TxOddRxOdd))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
/** @defgroup SPI_NSS_internal_software_management
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_NSSInternalSoft_Set SPI_CR1_SSI
|
||||||
|
#define SPI_NSSInternalSoft_Reset ((uint16_t)0xFEFF)
|
||||||
|
#define IS_SPI_NSS_INTERNAL(INTERNAL) (((INTERNAL) == SPI_NSSInternalSoft_Set) || \
|
||||||
|
((INTERNAL) == SPI_NSSInternalSoft_Reset))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_CRC_Transmit_Receive
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_CRC_Tx ((uint8_t)0x00)
|
||||||
|
#define SPI_CRC_Rx ((uint8_t)0x01)
|
||||||
|
#define IS_SPI_CRC(CRC) (((CRC) == SPI_CRC_Tx) || ((CRC) == SPI_CRC_Rx))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_direction_transmit_receive
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_Direction_Rx ((uint16_t)0xBFFF)
|
||||||
|
#define SPI_Direction_Tx ((uint16_t)0x4000)
|
||||||
|
#define IS_SPI_DIRECTION(DIRECTION) (((DIRECTION) == SPI_Direction_Rx) || \
|
||||||
|
((DIRECTION) == SPI_Direction_Tx))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_I2S_interrupts_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_I2S_IT_TXE ((uint8_t)0x71)
|
||||||
|
#define SPI_I2S_IT_RXNE ((uint8_t)0x60)
|
||||||
|
#define SPI_I2S_IT_ERR ((uint8_t)0x50)
|
||||||
|
|
||||||
|
#define IS_SPI_I2S_CONFIG_IT(IT) (((IT) == SPI_I2S_IT_TXE) || \
|
||||||
|
((IT) == SPI_I2S_IT_RXNE) || \
|
||||||
|
((IT) == SPI_I2S_IT_ERR))
|
||||||
|
|
||||||
|
#define I2S_IT_UDR ((uint8_t)0x53)
|
||||||
|
#define SPI_IT_MODF ((uint8_t)0x55)
|
||||||
|
#define SPI_I2S_IT_OVR ((uint8_t)0x56)
|
||||||
|
#define SPI_I2S_IT_FRE ((uint8_t)0x58)
|
||||||
|
|
||||||
|
#define IS_SPI_I2S_GET_IT(IT) (((IT) == SPI_I2S_IT_RXNE) || ((IT) == SPI_I2S_IT_TXE) || \
|
||||||
|
((IT) == SPI_I2S_IT_OVR) || ((IT) == SPI_IT_MODF) || \
|
||||||
|
((IT) == SPI_I2S_IT_FRE)|| ((IT) == I2S_IT_UDR))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup SPI_transmission_fifo_status_level
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_TransmissionFIFOStatus_Empty ((uint16_t)0x0000)
|
||||||
|
#define SPI_TransmissionFIFOStatus_1QuarterFull ((uint16_t)0x0800)
|
||||||
|
#define SPI_TransmissionFIFOStatus_HalfFull ((uint16_t)0x1000)
|
||||||
|
#define SPI_TransmissionFIFOStatus_Full ((uint16_t)0x1800)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_reception_fifo_status_level
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define SPI_ReceptionFIFOStatus_Empty ((uint16_t)0x0000)
|
||||||
|
#define SPI_ReceptionFIFOStatus_1QuarterFull ((uint16_t)0x0200)
|
||||||
|
#define SPI_ReceptionFIFOStatus_HalfFull ((uint16_t)0x0400)
|
||||||
|
#define SPI_ReceptionFIFOStatus_Full ((uint16_t)0x0600)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup SPI_I2S_flags_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SPI_I2S_FLAG_RXNE SPI_SR_RXNE
|
||||||
|
#define SPI_I2S_FLAG_TXE SPI_SR_TXE
|
||||||
|
#define I2S_FLAG_CHSIDE SPI_SR_CHSIDE
|
||||||
|
#define I2S_FLAG_UDR SPI_SR_UDR
|
||||||
|
#define SPI_FLAG_CRCERR SPI_SR_CRCERR
|
||||||
|
#define SPI_FLAG_MODF SPI_SR_MODF
|
||||||
|
#define SPI_I2S_FLAG_OVR SPI_SR_OVR
|
||||||
|
#define SPI_I2S_FLAG_BSY SPI_SR_BSY
|
||||||
|
#define SPI_I2S_FLAG_FRE SPI_SR_FRE
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
#define IS_SPI_CLEAR_FLAG(FLAG) (((FLAG) == SPI_FLAG_CRCERR))
|
||||||
|
#define IS_SPI_I2S_GET_FLAG(FLAG) (((FLAG) == SPI_I2S_FLAG_BSY) || ((FLAG) == SPI_I2S_FLAG_OVR) || \
|
||||||
|
((FLAG) == SPI_FLAG_MODF) || ((FLAG) == SPI_FLAG_CRCERR) || \
|
||||||
|
((FLAG) == SPI_I2S_FLAG_TXE) || ((FLAG) == SPI_I2S_FLAG_RXNE)|| \
|
||||||
|
((FLAG) == SPI_I2S_FLAG_FRE)|| ((FLAG) == I2S_FLAG_CHSIDE)|| \
|
||||||
|
((FLAG) == I2S_FLAG_UDR))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SPI_CRC_polynomial
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) ((POLYNOMIAL) >= 0x1)
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void SPI_I2S_DeInit(SPI_TypeDef* SPIx);
|
||||||
|
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct);
|
||||||
|
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct); /*!< Not applicable for STM32F030 devices */
|
||||||
|
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct);
|
||||||
|
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct); /*!< Not applicable for STM32F030 devices */
|
||||||
|
void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState);
|
||||||
|
void SPI_NSSPulseModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState);
|
||||||
|
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);
|
||||||
|
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState); /*!< Not applicable for STM32F030 devices */
|
||||||
|
void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize);
|
||||||
|
void SPI_RxFIFOThresholdConfig(SPI_TypeDef* SPIx, uint16_t SPI_RxFIFOThreshold);
|
||||||
|
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction);
|
||||||
|
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft);
|
||||||
|
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Data transfers functions ***************************************************/
|
||||||
|
void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data);
|
||||||
|
void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data);
|
||||||
|
uint8_t SPI_ReceiveData8(SPI_TypeDef* SPIx);
|
||||||
|
uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx);
|
||||||
|
|
||||||
|
/* Hardware CRC Calculation functions *****************************************/
|
||||||
|
void SPI_CRCLengthConfig(SPI_TypeDef* SPIx, uint16_t SPI_CRCLength);
|
||||||
|
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState);
|
||||||
|
void SPI_TransmitCRC(SPI_TypeDef* SPIx);
|
||||||
|
uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC);
|
||||||
|
uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx);
|
||||||
|
|
||||||
|
/* DMA transfers management functions *****************************************/
|
||||||
|
void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState);
|
||||||
|
void SPI_LastDMATransferCmd(SPI_TypeDef* SPIx, uint16_t SPI_LastDMATransfer);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState);
|
||||||
|
uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx);
|
||||||
|
uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx);
|
||||||
|
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
|
||||||
|
void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
|
||||||
|
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__STM32F0XX_SPI_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,262 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_syscfg.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the SYSCFG firmware
|
||||||
|
* library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/*!< Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_SYSCFG_H
|
||||||
|
#define __STM32F0XX_SYSCFG_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/*!< Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup SYSCFG
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup SYSCFG_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SYSCFG_EXTI_Port_Sources
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define EXTI_PortSourceGPIOA ((uint8_t)0x00)
|
||||||
|
#define EXTI_PortSourceGPIOB ((uint8_t)0x01)
|
||||||
|
#define EXTI_PortSourceGPIOC ((uint8_t)0x02)
|
||||||
|
#define EXTI_PortSourceGPIOD ((uint8_t)0x03) /*!< not available for STM32F031 devices */
|
||||||
|
#define EXTI_PortSourceGPIOE ((uint8_t)0x04) /*!< only available for STM32F072 devices */
|
||||||
|
#define EXTI_PortSourceGPIOF ((uint8_t)0x05)
|
||||||
|
|
||||||
|
#define IS_EXTI_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == EXTI_PortSourceGPIOA) || \
|
||||||
|
((PORTSOURCE) == EXTI_PortSourceGPIOB) || \
|
||||||
|
((PORTSOURCE) == EXTI_PortSourceGPIOC) || \
|
||||||
|
((PORTSOURCE) == EXTI_PortSourceGPIOD) || \
|
||||||
|
((PORTSOURCE) == EXTI_PortSourceGPIOE) || \
|
||||||
|
((PORTSOURCE) == EXTI_PortSourceGPIOF))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SYSCFG_EXTI_Pin_sources
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define EXTI_PinSource0 ((uint8_t)0x00)
|
||||||
|
#define EXTI_PinSource1 ((uint8_t)0x01)
|
||||||
|
#define EXTI_PinSource2 ((uint8_t)0x02)
|
||||||
|
#define EXTI_PinSource3 ((uint8_t)0x03)
|
||||||
|
#define EXTI_PinSource4 ((uint8_t)0x04)
|
||||||
|
#define EXTI_PinSource5 ((uint8_t)0x05)
|
||||||
|
#define EXTI_PinSource6 ((uint8_t)0x06)
|
||||||
|
#define EXTI_PinSource7 ((uint8_t)0x07)
|
||||||
|
#define EXTI_PinSource8 ((uint8_t)0x08)
|
||||||
|
#define EXTI_PinSource9 ((uint8_t)0x09)
|
||||||
|
#define EXTI_PinSource10 ((uint8_t)0x0A)
|
||||||
|
#define EXTI_PinSource11 ((uint8_t)0x0B)
|
||||||
|
#define EXTI_PinSource12 ((uint8_t)0x0C)
|
||||||
|
#define EXTI_PinSource13 ((uint8_t)0x0D)
|
||||||
|
#define EXTI_PinSource14 ((uint8_t)0x0E)
|
||||||
|
#define EXTI_PinSource15 ((uint8_t)0x0F)
|
||||||
|
|
||||||
|
#define IS_EXTI_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == EXTI_PinSource0) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource1) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource2) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource3) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource4) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource5) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource6) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource7) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource8) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource9) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource10) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource11) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource12) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource13) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource14) || \
|
||||||
|
((PINSOURCE) == EXTI_PinSource15))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SYSCFG_Memory_Remap_Config
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define SYSCFG_MemoryRemap_Flash ((uint8_t)0x00)
|
||||||
|
#define SYSCFG_MemoryRemap_SystemMemory ((uint8_t)0x01)
|
||||||
|
#define SYSCFG_MemoryRemap_SRAM ((uint8_t)0x03)
|
||||||
|
|
||||||
|
|
||||||
|
#define IS_SYSCFG_MEMORY_REMAP(REMAP) (((REMAP) == SYSCFG_MemoryRemap_Flash) || \
|
||||||
|
((REMAP) == SYSCFG_MemoryRemap_SystemMemory) || \
|
||||||
|
((REMAP) == SYSCFG_MemoryRemap_SRAM))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SYSCFG_DMA_Remap_Config
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define SYSCFG_DMARemap_TIM3 SYSCFG_CFGR1_TIM3_DMA_RMP /* Remap TIM3 DMA requests from channel4 to channel6,
|
||||||
|
available only for STM32F072 devices */
|
||||||
|
#define SYSCFG_DMARemap_TIM2 SYSCFG_CFGR1_TIM2_DMA_RMP /* Remap TIM2 DMA requests from channel3/4 to channel7,
|
||||||
|
available only for STM32F072 devices */
|
||||||
|
#define SYSCFG_DMARemap_TIM1 SYSCFG_CFGR1_TIM1_DMA_RMP /* Remap TIM1 DMA requests from channel2/3/4 to channel6,
|
||||||
|
available only for STM32F072 devices */
|
||||||
|
#define SYSCFG_DMARemap_I2C1 SYSCFG_CFGR1_I2C1_DMA_RMP /* Remap I2C1 DMA requests from channel3/2 to channel7/6,
|
||||||
|
available only for STM32F072 devices */
|
||||||
|
#define SYSCFG_DMARemap_USART3 SYSCFG_CFGR1_USART3_DMA_RMP /* Remap USART3 DMA requests from channel6/7 to channel3/2,
|
||||||
|
available only for STM32F072 devices */
|
||||||
|
#define SYSCFG_DMARemap_USART2 SYSCFG_CFGR1_USART2_DMA_RMP /* Remap USART2 DMA requests from channel4/5 to channel6/7,
|
||||||
|
available only for STM32F072 devices */
|
||||||
|
#define SYSCFG_DMARemap_SPI2 SYSCFG_CFGR1_SPI2_DMA_RMP /* Remap SPI2 DMA requests from channel4/5 to channel6/7,
|
||||||
|
available only for STM32F072 devices */
|
||||||
|
#define SYSCFG_DMARemap_TIM17_2 SYSCFG_CFGR1_TIM17_DMA_RMP2 /* Remap TIM17 DMA requests from channel1/2 to channel7,
|
||||||
|
available only for STM32F072 devices */
|
||||||
|
#define SYSCFG_DMARemap_TIM16_2 SYSCFG_CFGR1_TIM16_DMA_RMP2 /* Remap TIM16 DMA requests from channel3/4 to channel6,
|
||||||
|
available only for STM32F072 devices */
|
||||||
|
#define SYSCFG_DMARemap_TIM17 SYSCFG_CFGR1_TIM17_DMA_RMP /* Remap TIM17 DMA requests from channel1 to channel2 */
|
||||||
|
#define SYSCFG_DMARemap_TIM16 SYSCFG_CFGR1_TIM16_DMA_RMP /* Remap TIM16 DMA requests from channel3 to channel4 */
|
||||||
|
#define SYSCFG_DMARemap_USART1Rx SYSCFG_CFGR1_USART1RX_DMA_RMP /* Remap USART1 Rx DMA requests from channel3 to channel5 */
|
||||||
|
#define SYSCFG_DMARemap_USART1Tx SYSCFG_CFGR1_USART1TX_DMA_RMP /* Remap USART1 Tx DMA requests from channel2 to channel4 */
|
||||||
|
#define SYSCFG_DMARemap_ADC1 SYSCFG_CFGR1_ADC_DMA_RMP /* Remap ADC1 DMA requests from channel1 to channel2 */
|
||||||
|
|
||||||
|
#define IS_SYSCFG_DMA_REMAP(REMAP) (((REMAP) == SYSCFG_DMARemap_TIM17) || \
|
||||||
|
((REMAP) == SYSCFG_DMARemap_TIM16) || \
|
||||||
|
((REMAP) == SYSCFG_DMARemap_USART1Rx) || \
|
||||||
|
((REMAP) == SYSCFG_DMARemap_USART1Tx) || \
|
||||||
|
((REMAP) == SYSCFG_CFGR1_TIM3_DMA_RMP) || \
|
||||||
|
((REMAP) == SYSCFG_CFGR1_TIM2_DMA_RMP) || \
|
||||||
|
((REMAP) == SYSCFG_CFGR1_TIM1_DMA_RMP) || \
|
||||||
|
((REMAP) == SYSCFG_CFGR1_I2C1_DMA_RMP) || \
|
||||||
|
((REMAP) == SYSCFG_CFGR1_USART3_DMA_RMP) || \
|
||||||
|
((REMAP) == SYSCFG_CFGR1_USART2_DMA_RMP) || \
|
||||||
|
((REMAP) == SYSCFG_CFGR1_SPI2_DMA_RMP) || \
|
||||||
|
((REMAP) == SYSCFG_CFGR1_TIM17_DMA_RMP2) || \
|
||||||
|
((REMAP) == SYSCFG_CFGR1_TIM16_DMA_RMP2) || \
|
||||||
|
((REMAP) == SYSCFG_DMARemap_ADC1))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SYSCFG_I2C_FastModePlus_Config
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define SYSCFG_I2CFastModePlus_PB6 SYSCFG_CFGR1_I2C_FMP_PB6 /* Enable Fast Mode Plus on PB6 */
|
||||||
|
#define SYSCFG_I2CFastModePlus_PB7 SYSCFG_CFGR1_I2C_FMP_PB7 /* Enable Fast Mode Plus on PB7 */
|
||||||
|
#define SYSCFG_I2CFastModePlus_PB8 SYSCFG_CFGR1_I2C_FMP_PB8 /* Enable Fast Mode Plus on PB8 */
|
||||||
|
#define SYSCFG_I2CFastModePlus_PB9 SYSCFG_CFGR1_I2C_FMP_PB9 /* Enable Fast Mode Plus on PB9 */
|
||||||
|
#define SYSCFG_I2CFastModePlus_I2C1 SYSCFG_CFGR1_I2C_FMP_I2C1 /* Enable Fast Mode Plus on PB10, PB11, PF6 and PF7(only for STM32F0031 and STM32F030 devices) */
|
||||||
|
#define SYSCFG_I2CFastModePlus_I2C2 SYSCFG_CFGR1_I2C_FMP_I2C2 /* Enable Fast Mode Plus on I2C2 pins, available only for STM32F072 devices */
|
||||||
|
#define SYSCFG_I2CFastModePlus_PA9 SYSCFG_CFGR1_I2C_FMP_PA9 /* Enable Fast Mode Plus on PA9 (only for STM32F031 and STM32F030 devices) */
|
||||||
|
#define SYSCFG_I2CFastModePlus_PA10 SYSCFG_CFGR1_I2C_FMP_PA10/* Enable Fast Mode Plus on PA10(only for STM32F031 and STM32F030 devices) */
|
||||||
|
|
||||||
|
#define IS_SYSCFG_I2C_FMP(PIN) (((PIN) == SYSCFG_I2CFastModePlus_PB6) || \
|
||||||
|
((PIN) == SYSCFG_I2CFastModePlus_PB7) || \
|
||||||
|
((PIN) == SYSCFG_I2CFastModePlus_PB8) || \
|
||||||
|
((PIN) == SYSCFG_I2CFastModePlus_PB9) || \
|
||||||
|
((PIN) == SYSCFG_I2CFastModePlus_I2C1) || \
|
||||||
|
((PIN) == SYSCFG_I2CFastModePlus_I2C2) || \
|
||||||
|
((PIN) == SYSCFG_I2CFastModePlus_PA9) || \
|
||||||
|
((PIN) == SYSCFG_I2CFastModePlus_PA10))
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SYSCFG_Lock_Config
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define SYSCFG_Break_PVD SYSCFG_CFGR2_PVD_LOCK /*!< Connects the PVD event to the Break Input of TIM1, not available for STM32F030 devices */
|
||||||
|
#define SYSCFG_Break_SRAMParity SYSCFG_CFGR2_SRAM_PARITY_LOCK /*!< Connects the SRAM_PARITY error signal to the Break Input of TIM1 */
|
||||||
|
#define SYSCFG_Break_Lockup SYSCFG_CFGR2_LOCKUP_LOCK /*!< Connects Lockup output of CortexM0 to the break input of TIM1 */
|
||||||
|
|
||||||
|
#define IS_SYSCFG_LOCK_CONFIG(CONFIG) (((CONFIG) == SYSCFG_Break_PVD) || \
|
||||||
|
((CONFIG) == SYSCFG_Break_SRAMParity) || \
|
||||||
|
((CONFIG) == SYSCFG_Break_Lockup))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SYSCFG_flags_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define SYSCFG_FLAG_PE SYSCFG_CFGR2_SRAM_PE
|
||||||
|
|
||||||
|
#define IS_SYSCFG_FLAG(FLAG) (((FLAG) == SYSCFG_FLAG_PE))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the SYSCFG configuration to the default reset state **/
|
||||||
|
void SYSCFG_DeInit(void);
|
||||||
|
|
||||||
|
/* SYSCFG configuration functions *********************************************/
|
||||||
|
void SYSCFG_MemoryRemapConfig(uint32_t SYSCFG_MemoryRemap);
|
||||||
|
void SYSCFG_DMAChannelRemapConfig(uint32_t SYSCFG_DMARemap, FunctionalState NewState);
|
||||||
|
void SYSCFG_I2CFastModePlusConfig(uint32_t SYSCFG_I2CFastModePlus, FunctionalState NewState);
|
||||||
|
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex);
|
||||||
|
void SYSCFG_BreakConfig(uint32_t SYSCFG_Break);
|
||||||
|
FlagStatus SYSCFG_GetFlagStatus(uint32_t SYSCFG_Flag);
|
||||||
|
void SYSCFG_ClearFlag(uint32_t SYSCFG_Flag);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__STM32F0XX_SYSCFG_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,599 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_usart.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the USART
|
||||||
|
* firmware library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_USART_H
|
||||||
|
#define __STM32F0XX_USART_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup USART
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief USART Init Structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t USART_BaudRate; /*!< This member configures the USART communication baud rate.
|
||||||
|
The baud rate is computed using the following formula:
|
||||||
|
- IntegerDivider = ((PCLKx) / (16 * (USART_InitStruct->USART_BaudRate)))
|
||||||
|
- FractionalDivider = ((IntegerDivider - ((uint32_t) IntegerDivider)) * 16) + 0.5 */
|
||||||
|
|
||||||
|
uint32_t USART_WordLength; /*!< Specifies the number of data bits transmitted or received in a frame.
|
||||||
|
This parameter can be a value of @ref USART_Word_Length */
|
||||||
|
|
||||||
|
uint32_t USART_StopBits; /*!< Specifies the number of stop bits transmitted.
|
||||||
|
This parameter can be a value of @ref USART_Stop_Bits */
|
||||||
|
|
||||||
|
uint32_t USART_Parity; /*!< Specifies the parity mode.
|
||||||
|
This parameter can be a value of @ref USART_Parity
|
||||||
|
@note When parity is enabled, the computed parity is inserted
|
||||||
|
at the MSB position of the transmitted data (9th bit when
|
||||||
|
the word length is set to 9 data bits; 8th bit when the
|
||||||
|
word length is set to 8 data bits). */
|
||||||
|
|
||||||
|
uint32_t USART_Mode; /*!< Specifies wether the Receive or Transmit mode is enabled or disabled.
|
||||||
|
This parameter can be a value of @ref USART_Mode */
|
||||||
|
|
||||||
|
uint32_t USART_HardwareFlowControl; /*!< Specifies wether the hardware flow control mode is enabled
|
||||||
|
or disabled.
|
||||||
|
This parameter can be a value of @ref USART_Hardware_Flow_Control*/
|
||||||
|
} USART_InitTypeDef;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief USART Clock Init Structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t USART_Clock; /*!< Specifies whether the USART clock is enabled or disabled.
|
||||||
|
This parameter can be a value of @ref USART_Clock */
|
||||||
|
|
||||||
|
uint32_t USART_CPOL; /*!< Specifies the steady state of the serial clock.
|
||||||
|
This parameter can be a value of @ref USART_Clock_Polarity */
|
||||||
|
|
||||||
|
uint32_t USART_CPHA; /*!< Specifies the clock transition on which the bit capture is made.
|
||||||
|
This parameter can be a value of @ref USART_Clock_Phase */
|
||||||
|
|
||||||
|
uint32_t USART_LastBit; /*!< Specifies whether the clock pulse corresponding to the last transmitted
|
||||||
|
data bit (MSB) has to be output on the SCLK pin in synchronous mode.
|
||||||
|
This parameter can be a value of @ref USART_Last_Bit */
|
||||||
|
} USART_ClockInitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_USART_ALL_PERIPH(PERIPH) (((PERIPH) == USART1) || \
|
||||||
|
((PERIPH) == USART2) || \
|
||||||
|
((PERIPH) == USART3) || \
|
||||||
|
((PERIPH) == USART4))
|
||||||
|
|
||||||
|
#define IS_USART_12_PERIPH(PERIPH) (((PERIPH) == USART1) || \
|
||||||
|
((PERIPH) == USART2))
|
||||||
|
|
||||||
|
/** @defgroup USART_Word_Length
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_WordLength_8b ((uint32_t)0x00000000)
|
||||||
|
#define USART_WordLength_9b USART_CR1_M /* should be ((uint32_t)0x00001000) */
|
||||||
|
#define USART_WordLength_7b ((uint32_t)0x10001000) /*!< only available for STM32F072 and STM32F030 devices */
|
||||||
|
#define IS_USART_WORD_LENGTH(LENGTH) (((LENGTH) == USART_WordLength_8b) || \
|
||||||
|
((LENGTH) == USART_WordLength_9b) || \
|
||||||
|
((LENGTH) == USART_WordLength_7b))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Stop_Bits
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_StopBits_1 ((uint32_t)0x00000000)
|
||||||
|
#define USART_StopBits_2 USART_CR2_STOP_1
|
||||||
|
#define USART_StopBits_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1)
|
||||||
|
#define IS_USART_STOPBITS(STOPBITS) (((STOPBITS) == USART_StopBits_1) || \
|
||||||
|
((STOPBITS) == USART_StopBits_2) || \
|
||||||
|
((STOPBITS) == USART_StopBits_1_5))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Parity
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_Parity_No ((uint32_t)0x00000000)
|
||||||
|
#define USART_Parity_Even USART_CR1_PCE
|
||||||
|
#define USART_Parity_Odd (USART_CR1_PCE | USART_CR1_PS)
|
||||||
|
#define IS_USART_PARITY(PARITY) (((PARITY) == USART_Parity_No) || \
|
||||||
|
((PARITY) == USART_Parity_Even) || \
|
||||||
|
((PARITY) == USART_Parity_Odd))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_Mode_Rx USART_CR1_RE
|
||||||
|
#define USART_Mode_Tx USART_CR1_TE
|
||||||
|
#define IS_USART_MODE(MODE) ((((MODE) & (uint32_t)0xFFFFFFF3) == 0x00) && \
|
||||||
|
((MODE) != (uint32_t)0x00))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Hardware_Flow_Control
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_HardwareFlowControl_None ((uint32_t)0x00000000)
|
||||||
|
#define USART_HardwareFlowControl_RTS USART_CR3_RTSE
|
||||||
|
#define USART_HardwareFlowControl_CTS USART_CR3_CTSE
|
||||||
|
#define USART_HardwareFlowControl_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE)
|
||||||
|
#define IS_USART_HARDWARE_FLOW_CONTROL(CONTROL)\
|
||||||
|
(((CONTROL) == USART_HardwareFlowControl_None) || \
|
||||||
|
((CONTROL) == USART_HardwareFlowControl_RTS) || \
|
||||||
|
((CONTROL) == USART_HardwareFlowControl_CTS) || \
|
||||||
|
((CONTROL) == USART_HardwareFlowControl_RTS_CTS))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Clock
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_Clock_Disable ((uint32_t)0x00000000)
|
||||||
|
#define USART_Clock_Enable USART_CR2_CLKEN
|
||||||
|
#define IS_USART_CLOCK(CLOCK) (((CLOCK) == USART_Clock_Disable) || \
|
||||||
|
((CLOCK) == USART_Clock_Enable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Clock_Polarity
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_CPOL_Low ((uint32_t)0x00000000)
|
||||||
|
#define USART_CPOL_High USART_CR2_CPOL
|
||||||
|
#define IS_USART_CPOL(CPOL) (((CPOL) == USART_CPOL_Low) || ((CPOL) == USART_CPOL_High))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Clock_Phase
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_CPHA_1Edge ((uint32_t)0x00000000)
|
||||||
|
#define USART_CPHA_2Edge USART_CR2_CPHA
|
||||||
|
#define IS_USART_CPHA(CPHA) (((CPHA) == USART_CPHA_1Edge) || ((CPHA) == USART_CPHA_2Edge))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Last_Bit
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_LastBit_Disable ((uint32_t)0x00000000)
|
||||||
|
#define USART_LastBit_Enable USART_CR2_LBCL
|
||||||
|
#define IS_USART_LASTBIT(LASTBIT) (((LASTBIT) == USART_LastBit_Disable) || \
|
||||||
|
((LASTBIT) == USART_LastBit_Enable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_DMA_Requests
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_DMAReq_Tx USART_CR3_DMAT
|
||||||
|
#define USART_DMAReq_Rx USART_CR3_DMAR
|
||||||
|
#define IS_USART_DMAREQ(DMAREQ) ((((DMAREQ) & (uint32_t)0xFFFFFF3F) == 0x00) && \
|
||||||
|
((DMAREQ) != (uint32_t)0x00))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_DMA_Recception_Error
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_DMAOnError_Enable ((uint32_t)0x00000000)
|
||||||
|
#define USART_DMAOnError_Disable USART_CR3_DDRE
|
||||||
|
#define IS_USART_DMAONERROR(DMAERROR) (((DMAERROR) == USART_DMAOnError_Disable)|| \
|
||||||
|
((DMAERROR) == USART_DMAOnError_Enable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_MuteMode_WakeUp_methods
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_WakeUp_IdleLine ((uint32_t)0x00000000)
|
||||||
|
#define USART_WakeUp_AddressMark USART_CR1_WAKE
|
||||||
|
#define IS_USART_MUTEMODE_WAKEUP(WAKEUP) (((WAKEUP) == USART_WakeUp_IdleLine) || \
|
||||||
|
((WAKEUP) == USART_WakeUp_AddressMark))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Address_Detection
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_AddressLength_4b ((uint32_t)0x00000000)
|
||||||
|
#define USART_AddressLength_7b USART_CR2_ADDM7
|
||||||
|
#define IS_USART_ADDRESS_DETECTION(ADDRESS) (((ADDRESS) == USART_AddressLength_4b) || \
|
||||||
|
((ADDRESS) == USART_AddressLength_7b))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_StopMode_WakeUp_methods
|
||||||
|
* @note These parameters are only available for STM32F051 and STM32F072 devices
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_WakeUpSource_AddressMatch ((uint32_t)0x00000000)
|
||||||
|
#define USART_WakeUpSource_StartBit USART_CR3_WUS_1
|
||||||
|
#define USART_WakeUpSource_RXNE (USART_CR3_WUS_0 | USART_CR3_WUS_1)
|
||||||
|
#define IS_USART_STOPMODE_WAKEUPSOURCE(SOURCE) (((SOURCE) == USART_WakeUpSource_AddressMatch) || \
|
||||||
|
((SOURCE) == USART_WakeUpSource_StartBit) || \
|
||||||
|
((SOURCE) == USART_WakeUpSource_RXNE))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_LIN_Break_Detection_Length
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_LINBreakDetectLength_10b ((uint32_t)0x00000000)
|
||||||
|
#define USART_LINBreakDetectLength_11b USART_CR2_LBDL
|
||||||
|
#define IS_USART_LIN_BREAK_DETECT_LENGTH(LENGTH) \
|
||||||
|
(((LENGTH) == USART_LINBreakDetectLength_10b) || \
|
||||||
|
((LENGTH) == USART_LINBreakDetectLength_11b))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_IrDA_Low_Power
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_IrDAMode_LowPower USART_CR3_IRLP
|
||||||
|
#define USART_IrDAMode_Normal ((uint32_t)0x00000000)
|
||||||
|
#define IS_USART_IRDA_MODE(MODE) (((MODE) == USART_IrDAMode_LowPower) || \
|
||||||
|
((MODE) == USART_IrDAMode_Normal))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_DE_Polarity
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_DEPolarity_High ((uint32_t)0x00000000)
|
||||||
|
#define USART_DEPolarity_Low USART_CR3_DEP
|
||||||
|
#define IS_USART_DE_POLARITY(POLARITY) (((POLARITY) == USART_DEPolarity_Low) || \
|
||||||
|
((POLARITY) == USART_DEPolarity_High))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Inversion_Pins
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_InvPin_Tx USART_CR2_TXINV
|
||||||
|
#define USART_InvPin_Rx USART_CR2_RXINV
|
||||||
|
#define IS_USART_INVERSTION_PIN(PIN) ((((PIN) & (uint32_t)0xFFFCFFFF) == 0x00) && \
|
||||||
|
((PIN) != (uint32_t)0x00))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_AutoBaudRate_Mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_AutoBaudRate_StartBit ((uint32_t)0x00000000)
|
||||||
|
#define USART_AutoBaudRate_FallingEdge USART_CR2_ABRMODE_0
|
||||||
|
#define IS_USART_AUTOBAUDRATE_MODE(MODE) (((MODE) == USART_AutoBaudRate_StartBit) || \
|
||||||
|
((MODE) == USART_AutoBaudRate_FallingEdge))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_OVR_DETECTION
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_OVRDetection_Enable ((uint32_t)0x00000000)
|
||||||
|
#define USART_OVRDetection_Disable USART_CR3_OVRDIS
|
||||||
|
#define IS_USART_OVRDETECTION(OVR) (((OVR) == USART_OVRDetection_Enable)|| \
|
||||||
|
((OVR) == USART_OVRDetection_Disable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
/** @defgroup USART_Request
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_Request_ABRRQ USART_RQR_ABRRQ
|
||||||
|
#define USART_Request_SBKRQ USART_RQR_SBKRQ
|
||||||
|
#define USART_Request_MMRQ USART_RQR_MMRQ
|
||||||
|
#define USART_Request_RXFRQ USART_RQR_RXFRQ
|
||||||
|
#define USART_Request_TXFRQ USART_RQR_TXFRQ
|
||||||
|
|
||||||
|
#define IS_USART_REQUEST(REQUEST) (((REQUEST) == USART_Request_TXFRQ) || \
|
||||||
|
((REQUEST) == USART_Request_RXFRQ) || \
|
||||||
|
((REQUEST) == USART_Request_MMRQ) || \
|
||||||
|
((REQUEST) == USART_Request_SBKRQ) || \
|
||||||
|
((REQUEST) == USART_Request_ABRRQ))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Flags
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define USART_FLAG_REACK USART_ISR_REACK
|
||||||
|
#define USART_FLAG_TEACK USART_ISR_TEACK
|
||||||
|
#define USART_FLAG_WU USART_ISR_WUF /*!< Not available for STM32F030 devices */
|
||||||
|
#define USART_FLAG_RWU USART_ISR_RWU /*!< Not available for STM32F030 devices */
|
||||||
|
#define USART_FLAG_SBK USART_ISR_SBKF
|
||||||
|
#define USART_FLAG_CM USART_ISR_CMF
|
||||||
|
#define USART_FLAG_BUSY USART_ISR_BUSY
|
||||||
|
#define USART_FLAG_ABRF USART_ISR_ABRF
|
||||||
|
#define USART_FLAG_ABRE USART_ISR_ABRE
|
||||||
|
#define USART_FLAG_EOB USART_ISR_EOBF /*!< Not available for STM32F030 devices */
|
||||||
|
#define USART_FLAG_RTO USART_ISR_RTOF
|
||||||
|
#define USART_FLAG_nCTSS USART_ISR_CTS
|
||||||
|
#define USART_FLAG_CTS USART_ISR_CTSIF
|
||||||
|
#define USART_FLAG_LBD USART_ISR_LBD /*!< Not available for STM32F030 devices */
|
||||||
|
#define USART_FLAG_TXE USART_ISR_TXE
|
||||||
|
#define USART_FLAG_TC USART_ISR_TC
|
||||||
|
#define USART_FLAG_RXNE USART_ISR_RXNE
|
||||||
|
#define USART_FLAG_IDLE USART_ISR_IDLE
|
||||||
|
#define USART_FLAG_ORE USART_ISR_ORE
|
||||||
|
#define USART_FLAG_NE USART_ISR_NE
|
||||||
|
#define USART_FLAG_FE USART_ISR_FE
|
||||||
|
#define USART_FLAG_PE USART_ISR_PE
|
||||||
|
#define IS_USART_FLAG(FLAG) (((FLAG) == USART_FLAG_PE) || ((FLAG) == USART_FLAG_TXE) || \
|
||||||
|
((FLAG) == USART_FLAG_TC) || ((FLAG) == USART_FLAG_RXNE) || \
|
||||||
|
((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_LBD) || \
|
||||||
|
((FLAG) == USART_FLAG_CTS) || ((FLAG) == USART_FLAG_ORE) || \
|
||||||
|
((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE) || \
|
||||||
|
((FLAG) == USART_FLAG_nCTSS) || ((FLAG) == USART_FLAG_RTO) || \
|
||||||
|
((FLAG) == USART_FLAG_EOB) || ((FLAG) == USART_FLAG_ABRE) || \
|
||||||
|
((FLAG) == USART_FLAG_ABRF) || ((FLAG) == USART_FLAG_BUSY) || \
|
||||||
|
((FLAG) == USART_FLAG_CM) || ((FLAG) == USART_FLAG_SBK) || \
|
||||||
|
((FLAG) == USART_FLAG_RWU) || ((FLAG) == USART_FLAG_WU) || \
|
||||||
|
((FLAG) == USART_FLAG_TEACK)|| ((FLAG) == USART_FLAG_REACK))
|
||||||
|
|
||||||
|
#define IS_USART_CLEAR_FLAG(FLAG) (((FLAG) == USART_FLAG_WU) || ((FLAG) == USART_FLAG_TC) || \
|
||||||
|
((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_ORE) || \
|
||||||
|
((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE) || \
|
||||||
|
((FLAG) == USART_FLAG_LBD) || ((FLAG) == USART_FLAG_CTS) || \
|
||||||
|
((FLAG) == USART_FLAG_RTO) || ((FLAG) == USART_FLAG_EOB) || \
|
||||||
|
((FLAG) == USART_FLAG_CM) || ((FLAG) == USART_FLAG_PE))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Interrupt_definition
|
||||||
|
* @brief USART Interrupt definition
|
||||||
|
* USART_IT possible values
|
||||||
|
* Elements values convention: 0xZZZZYYXX
|
||||||
|
* XX: Position of the corresponding Interrupt
|
||||||
|
* YY: Register index
|
||||||
|
* ZZZZ: Flag position
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define USART_IT_WU ((uint32_t)0x00140316) /*!< Not available for STM32F030 devices */
|
||||||
|
#define USART_IT_CM ((uint32_t)0x0011010E)
|
||||||
|
#define USART_IT_EOB ((uint32_t)0x000C011B) /*!< Not available for STM32F030 devices */
|
||||||
|
#define USART_IT_RTO ((uint32_t)0x000B011A)
|
||||||
|
#define USART_IT_PE ((uint32_t)0x00000108)
|
||||||
|
#define USART_IT_TXE ((uint32_t)0x00070107)
|
||||||
|
#define USART_IT_TC ((uint32_t)0x00060106)
|
||||||
|
#define USART_IT_RXNE ((uint32_t)0x00050105)
|
||||||
|
#define USART_IT_IDLE ((uint32_t)0x00040104)
|
||||||
|
#define USART_IT_LBD ((uint32_t)0x00080206) /*!< Not available for STM32F030 devices */
|
||||||
|
#define USART_IT_CTS ((uint32_t)0x0009030A)
|
||||||
|
#define USART_IT_ERR ((uint32_t)0x00000300)
|
||||||
|
#define USART_IT_ORE ((uint32_t)0x00030300)
|
||||||
|
#define USART_IT_NE ((uint32_t)0x00020300)
|
||||||
|
#define USART_IT_FE ((uint32_t)0x00010300)
|
||||||
|
|
||||||
|
#define IS_USART_CONFIG_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || \
|
||||||
|
((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \
|
||||||
|
((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \
|
||||||
|
((IT) == USART_IT_CTS) || ((IT) == USART_IT_ERR) || \
|
||||||
|
((IT) == USART_IT_RTO) || ((IT) == USART_IT_EOB) || \
|
||||||
|
((IT) == USART_IT_CM) || ((IT) == USART_IT_WU))
|
||||||
|
|
||||||
|
#define IS_USART_GET_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || \
|
||||||
|
((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \
|
||||||
|
((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \
|
||||||
|
((IT) == USART_IT_CTS) || ((IT) == USART_IT_ORE) || \
|
||||||
|
((IT) == USART_IT_NE) || ((IT) == USART_IT_FE) || \
|
||||||
|
((IT) == USART_IT_RTO) || ((IT) == USART_IT_EOB) || \
|
||||||
|
((IT) == USART_IT_CM) || ((IT) == USART_IT_WU))
|
||||||
|
|
||||||
|
#define IS_USART_CLEAR_IT(IT) (((IT) == USART_IT_TC) || ((IT) == USART_IT_PE) || \
|
||||||
|
((IT) == USART_IT_FE) || ((IT) == USART_IT_NE) || \
|
||||||
|
((IT) == USART_IT_ORE) || ((IT) == USART_IT_IDLE) || \
|
||||||
|
((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS) || \
|
||||||
|
((IT) == USART_IT_RTO) || ((IT) == USART_IT_EOB) || \
|
||||||
|
((IT) == USART_IT_CM) || ((IT) == USART_IT_WU))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup USART_Global_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_USART_BAUDRATE(BAUDRATE) (((BAUDRATE) > 0) && ((BAUDRATE) < 0x005B8D81))
|
||||||
|
#define IS_USART_DE_ASSERTION_DEASSERTION_TIME(TIME) ((TIME) <= 0x1F)
|
||||||
|
#define IS_USART_AUTO_RETRY_COUNTER(COUNTER) ((COUNTER) <= 0x7)
|
||||||
|
#define IS_USART_TIMEOUT(TIMEOUT) ((TIMEOUT) <= 0x00FFFFFF)
|
||||||
|
#define IS_USART_DATA(DATA) ((DATA) <= 0x1FF)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void USART_DeInit(USART_TypeDef* USARTx);
|
||||||
|
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct);
|
||||||
|
void USART_StructInit(USART_InitTypeDef* USART_InitStruct);
|
||||||
|
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct);
|
||||||
|
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct);
|
||||||
|
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState);
|
||||||
|
void USART_DirectionModeCmd(USART_TypeDef* USARTx, uint32_t USART_DirectionMode, FunctionalState NewState);
|
||||||
|
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler); /* Not available for STM32F030 devices */
|
||||||
|
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState);
|
||||||
|
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState);
|
||||||
|
void USART_MSBFirstCmd(USART_TypeDef* USARTx, FunctionalState NewState);
|
||||||
|
void USART_DataInvCmd(USART_TypeDef* USARTx, FunctionalState NewState);
|
||||||
|
void USART_InvPinCmd(USART_TypeDef* USARTx, uint32_t USART_InvPin, FunctionalState NewState);
|
||||||
|
void USART_SWAPPinCmd(USART_TypeDef* USARTx, FunctionalState NewState);
|
||||||
|
void USART_ReceiverTimeOutCmd(USART_TypeDef* USARTx, FunctionalState NewState);
|
||||||
|
void USART_SetReceiverTimeOut(USART_TypeDef* USARTx, uint32_t USART_ReceiverTimeOut);
|
||||||
|
|
||||||
|
/* STOP Mode functions ********************************************************/
|
||||||
|
void USART_STOPModeCmd(USART_TypeDef* USARTx, FunctionalState NewState);
|
||||||
|
void USART_StopModeWakeUpSourceConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUpSource); /* Not available for STM32F030 devices */
|
||||||
|
|
||||||
|
/* AutoBaudRate functions *****************************************************/
|
||||||
|
void USART_AutoBaudRateCmd(USART_TypeDef* USARTx, FunctionalState NewState);
|
||||||
|
void USART_AutoBaudRateConfig(USART_TypeDef* USARTx, uint32_t USART_AutoBaudRate);
|
||||||
|
|
||||||
|
/* Data transfers functions ***************************************************/
|
||||||
|
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data);
|
||||||
|
uint16_t USART_ReceiveData(USART_TypeDef* USARTx);
|
||||||
|
|
||||||
|
/* Multi-Processor Communication functions ************************************/
|
||||||
|
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address);
|
||||||
|
void USART_MuteModeWakeUpConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUp);
|
||||||
|
void USART_MuteModeCmd(USART_TypeDef* USARTx, FunctionalState NewState);
|
||||||
|
void USART_AddressDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_AddressLength);
|
||||||
|
|
||||||
|
/* LIN mode functions *********************************************************/
|
||||||
|
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint32_t USART_LINBreakDetectLength); /* Not available for STM32F030 devices */
|
||||||
|
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState); /* Not available for STM32F030 devices */
|
||||||
|
|
||||||
|
/* Half-duplex mode function **************************************************/
|
||||||
|
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Smartcard mode functions ***************************************************/
|
||||||
|
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState); /* Not available for STM32F030 devices */
|
||||||
|
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState); /* Not available for STM32F030 devices */
|
||||||
|
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime); /* Not available for STM32F030 devices */
|
||||||
|
void USART_SetAutoRetryCount(USART_TypeDef* USARTx, uint8_t USART_AutoCount); /* Not available for STM32F030 devices */
|
||||||
|
void USART_SetBlockLength(USART_TypeDef* USARTx, uint8_t USART_BlockLength); /* Not available for STM32F030 devices */
|
||||||
|
|
||||||
|
/* IrDA mode functions ********************************************************/
|
||||||
|
void USART_IrDAConfig(USART_TypeDef* USARTx, uint32_t USART_IrDAMode); /* Not available for STM32F030 devices */
|
||||||
|
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState); /* Not available for STM32F030 devices */
|
||||||
|
|
||||||
|
/* RS485 mode functions *******************************************************/
|
||||||
|
void USART_DECmd(USART_TypeDef* USARTx, FunctionalState NewState);
|
||||||
|
void USART_DEPolarityConfig(USART_TypeDef* USARTx, uint32_t USART_DEPolarity);
|
||||||
|
void USART_SetDEAssertionTime(USART_TypeDef* USARTx, uint32_t USART_DEAssertionTime);
|
||||||
|
void USART_SetDEDeassertionTime(USART_TypeDef* USARTx, uint32_t USART_DEDeassertionTime);
|
||||||
|
|
||||||
|
/* DMA transfers management functions *****************************************/
|
||||||
|
void USART_DMACmd(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState);
|
||||||
|
void USART_DMAReceptionErrorConfig(USART_TypeDef* USARTx, uint32_t USART_DMAOnError);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState);
|
||||||
|
void USART_RequestCmd(USART_TypeDef* USARTx, uint32_t USART_Request, FunctionalState NewState);
|
||||||
|
void USART_OverrunDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_OVRDetection);
|
||||||
|
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG);
|
||||||
|
void USART_ClearFlag(USART_TypeDef* USARTx, uint32_t USART_FLAG);
|
||||||
|
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT);
|
||||||
|
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint32_t USART_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_USART_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,109 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_wwdg.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the WWDG
|
||||||
|
* firmware library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_WWDG_H
|
||||||
|
#define __STM32F0XX_WWDG_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup WWDG
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup WWDG_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup WWDG_Prescaler
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define WWDG_Prescaler_1 ((uint32_t)0x00000000)
|
||||||
|
#define WWDG_Prescaler_2 ((uint32_t)0x00000080)
|
||||||
|
#define WWDG_Prescaler_4 ((uint32_t)0x00000100)
|
||||||
|
#define WWDG_Prescaler_8 ((uint32_t)0x00000180)
|
||||||
|
#define IS_WWDG_PRESCALER(PRESCALER) (((PRESCALER) == WWDG_Prescaler_1) || \
|
||||||
|
((PRESCALER) == WWDG_Prescaler_2) || \
|
||||||
|
((PRESCALER) == WWDG_Prescaler_4) || \
|
||||||
|
((PRESCALER) == WWDG_Prescaler_8))
|
||||||
|
#define IS_WWDG_WINDOW_VALUE(VALUE) ((VALUE) <= 0x7F)
|
||||||
|
#define IS_WWDG_COUNTER(COUNTER) (((COUNTER) >= 0x40) && ((COUNTER) <= 0x7F))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
/* Function used to set the WWDG configuration to the default reset state ****/
|
||||||
|
void WWDG_DeInit(void);
|
||||||
|
|
||||||
|
/* Prescaler, Refresh window and Counter configuration functions **************/
|
||||||
|
void WWDG_SetPrescaler(uint32_t WWDG_Prescaler);
|
||||||
|
void WWDG_SetWindowValue(uint8_t WindowValue);
|
||||||
|
void WWDG_EnableIT(void);
|
||||||
|
void WWDG_SetCounter(uint8_t Counter);
|
||||||
|
|
||||||
|
/* WWDG activation functions **************************************************/
|
||||||
|
void WWDG_Enable(uint8_t Counter);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
FlagStatus WWDG_GetFlagStatus(void);
|
||||||
|
void WWDG_ClearFlag(void);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_WWDG_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,607 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_cec.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of the Consumer Electronics Control (CEC) peripheral
|
||||||
|
* applicable only on STM32F051, STM32F042 and STM32F072 devices:
|
||||||
|
* + Initialization and Configuration
|
||||||
|
* + Data transfers functions
|
||||||
|
* + Interrupts and flags management
|
||||||
|
*
|
||||||
|
* @verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### CEC features #####
|
||||||
|
==============================================================================
|
||||||
|
[..] This device provides some features:
|
||||||
|
(#) Supports HDMI-CEC specification 1.4.
|
||||||
|
(#) Supports two source clocks(HSI/244 or LSE).
|
||||||
|
(#) Works in stop mode(without APB clock, but with CEC clock 32KHz).
|
||||||
|
It can genarate an interrupt in the CEC clock domain that the CPU
|
||||||
|
wakes up from the low power mode.
|
||||||
|
(#) Configurable Signal Free Time before of transmission start. The
|
||||||
|
number of nominal data bit periods waited before transmission can be
|
||||||
|
ruled by Hardware or Software.
|
||||||
|
(#) Configurable Peripheral Address (multi-addressing configuration).
|
||||||
|
(#) Supports listen mode.The CEC Messages addressed to different destination
|
||||||
|
can be received without interfering with CEC bus when Listen mode option is enabled.
|
||||||
|
(#) Configurable Rx-Tolerance(Standard and Extended tolerance margin).
|
||||||
|
(#) Error detection with configurable error bit generation.
|
||||||
|
(#) Arbitration lost error in the case of two CEC devices starting at the same time.
|
||||||
|
|
||||||
|
##### How to use this driver #####
|
||||||
|
==============================================================================
|
||||||
|
[..] This driver provides functions to configure and program the CEC device,
|
||||||
|
follow steps below:
|
||||||
|
(#) The source clock can be configured using:
|
||||||
|
(++) RCC_CECCLKConfig(RCC_CECCLK_HSI_Div244) for HSI(Default)
|
||||||
|
(++) RCC_CECCLKConfig(RCC_CECCLK_LSE) for LSE.
|
||||||
|
(#) Enable CEC peripheral clock using RCC_APBPeriphClockCmd(RCC_APBPeriph_CEC, ENABLE).
|
||||||
|
(#) Peripherals alternate function.
|
||||||
|
(++) Connect the pin to the desired peripherals' Alternate Function (AF) using
|
||||||
|
GPIO_PinAFConfig() function.
|
||||||
|
(++) Configure the desired pin in alternate function by:
|
||||||
|
GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF.
|
||||||
|
(++) Select the type open-drain and output speed via GPIO_OType
|
||||||
|
and GPIO_Speed members.
|
||||||
|
(++) Call GPIO_Init() function.
|
||||||
|
(#) Configure the Signal Free Time, Rx Tolerance, Stop reception generation
|
||||||
|
and Bit error generation using the CEC_Init() function.
|
||||||
|
The function CEC_Init() must be called when the CEC peripheral is disabled.
|
||||||
|
(#) Configure the CEC own address by calling the fuction CEC_OwnAddressConfig().
|
||||||
|
(#) Optionally, you can configure the Listen mode using the function CEC_ListenModeCmd().
|
||||||
|
(#) Enable the NVIC and the corresponding interrupt using the function
|
||||||
|
CEC_ITConfig() if you need to use interrupt mode.
|
||||||
|
CEC_ITConfig() must be called before enabling the CEC peripheral.
|
||||||
|
(#) Enable the CEC using the CEC_Cmd() function.
|
||||||
|
(#) Charge the first data byte in the TXDR register using CEC_SendDataByte().
|
||||||
|
(#) Enable the transmission of the Byte of a CEC message using CEC_StartOfMessage()
|
||||||
|
(#) Transmit single data through the CEC peripheral using CEC_SendDataByte()
|
||||||
|
and Receive the last transmitted byte using CEC_ReceiveDataByte().
|
||||||
|
(#) Enable the CEC_EndOfMessage() in order to indicate the last byte of the message.
|
||||||
|
[..]
|
||||||
|
(@) If the listen mode is enabled, Stop reception generation and Bit error generation
|
||||||
|
must be in reset state.
|
||||||
|
(@) If the CEC message consists of only 1 byte, the function CEC_EndOfMessage()
|
||||||
|
must be called before CEC_StartOfMessage().
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_cec.h"
|
||||||
|
#include "stm32f0xx_rcc.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC
|
||||||
|
* @brief CEC driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
#define BROADCAST_ADDRESS ((uint32_t)0x0000F)
|
||||||
|
#define CFGR_CLEAR_MASK ((uint32_t)0x7000FE00) /* CFGR register Mask */
|
||||||
|
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Group1 Initialization and Configuration functions
|
||||||
|
* @brief Initialization and Configuration functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Initialization and Configuration functions #####
|
||||||
|
===============================================================================
|
||||||
|
[..] This section provides functions allowing to initialize:
|
||||||
|
(+) CEC own addresses
|
||||||
|
(+) CEC Signal Free Time
|
||||||
|
(+) CEC Rx Tolerance
|
||||||
|
(+) CEC Stop Reception
|
||||||
|
(+) CEC Bit Rising Error
|
||||||
|
(+) CEC Long Bit Period Error
|
||||||
|
[..] This section provides also a function to configure the CEC peripheral in Listen Mode.
|
||||||
|
Messages addressed to different destination can be received when Listen mode is
|
||||||
|
enabled without interfering with CEC bus.
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Deinitializes the CEC peripheral registers to their default reset values.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_DeInit(void)
|
||||||
|
{
|
||||||
|
RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, ENABLE);
|
||||||
|
RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, DISABLE);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Initializes the CEC peripheral according to the specified parameters
|
||||||
|
* in the CEC_InitStruct.
|
||||||
|
* @note The CEC parameters must be configured before enabling the CEC peripheral.
|
||||||
|
* @param CEC_InitStruct: pointer to an CEC_InitTypeDef structure that contains
|
||||||
|
* the configuration information for the specified CEC peripheral.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_Init(CEC_InitTypeDef* CEC_InitStruct)
|
||||||
|
{
|
||||||
|
uint32_t tmpreg = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_CEC_SIGNAL_FREE_TIME(CEC_InitStruct->CEC_SignalFreeTime));
|
||||||
|
assert_param(IS_CEC_RX_TOLERANCE(CEC_InitStruct->CEC_RxTolerance));
|
||||||
|
assert_param(IS_CEC_STOP_RECEPTION(CEC_InitStruct->CEC_StopReception));
|
||||||
|
assert_param(IS_CEC_BIT_RISING_ERROR(CEC_InitStruct->CEC_BitRisingError));
|
||||||
|
assert_param(IS_CEC_LONG_BIT_PERIOD_ERROR(CEC_InitStruct->CEC_LongBitPeriodError));
|
||||||
|
assert_param(IS_CEC_BDR_NO_GEN_ERROR(CEC_InitStruct->CEC_BRDNoGen));
|
||||||
|
assert_param(IS_CEC_SFT_OPTION(CEC_InitStruct->CEC_SFTOption));
|
||||||
|
|
||||||
|
/* Get the CEC CFGR value */
|
||||||
|
tmpreg = CEC->CFGR;
|
||||||
|
|
||||||
|
/* Clear CFGR bits */
|
||||||
|
tmpreg &= CFGR_CLEAR_MASK;
|
||||||
|
|
||||||
|
/* Configure the CEC peripheral */
|
||||||
|
tmpreg |= (CEC_InitStruct->CEC_SignalFreeTime | CEC_InitStruct->CEC_RxTolerance |
|
||||||
|
CEC_InitStruct->CEC_StopReception | CEC_InitStruct->CEC_BitRisingError |
|
||||||
|
CEC_InitStruct->CEC_LongBitPeriodError| CEC_InitStruct->CEC_BRDNoGen |
|
||||||
|
CEC_InitStruct->CEC_SFTOption);
|
||||||
|
|
||||||
|
/* Write to CEC CFGR register */
|
||||||
|
CEC->CFGR = tmpreg;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Fills each CEC_InitStruct member with its default value.
|
||||||
|
* @param CEC_InitStruct: pointer to a CEC_InitTypeDef structure which will
|
||||||
|
* be initialized.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_StructInit(CEC_InitTypeDef* CEC_InitStruct)
|
||||||
|
{
|
||||||
|
CEC_InitStruct->CEC_SignalFreeTime = CEC_SignalFreeTime_Standard;
|
||||||
|
CEC_InitStruct->CEC_RxTolerance = CEC_RxTolerance_Standard;
|
||||||
|
CEC_InitStruct->CEC_StopReception = CEC_StopReception_Off;
|
||||||
|
CEC_InitStruct->CEC_BitRisingError = CEC_BitRisingError_Off;
|
||||||
|
CEC_InitStruct->CEC_LongBitPeriodError = CEC_LongBitPeriodError_Off;
|
||||||
|
CEC_InitStruct->CEC_BRDNoGen = CEC_BRDNoGen_Off;
|
||||||
|
CEC_InitStruct->CEC_SFTOption = CEC_SFTOption_Off;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the CEC peripheral.
|
||||||
|
* @param NewState: new state of the CEC peripheral.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_Cmd(FunctionalState NewState)
|
||||||
|
{
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the CEC peripheral */
|
||||||
|
CEC->CR |= CEC_CR_CECEN;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the CEC peripheral */
|
||||||
|
CEC->CR &= ~CEC_CR_CECEN;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the CEC Listen Mode.
|
||||||
|
* @param NewState: new state of the Listen Mode.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_ListenModeCmd(FunctionalState NewState)
|
||||||
|
{
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the Listen Mode */
|
||||||
|
CEC->CFGR |= CEC_CFGR_LSTN;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the Listen Mode */
|
||||||
|
CEC->CFGR &= ~CEC_CFGR_LSTN;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Defines the Own Address of the CEC device.
|
||||||
|
* @param CEC_OwnAddress: The CEC own address.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress)
|
||||||
|
{
|
||||||
|
uint32_t tmp =0x00;
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_CEC_ADDRESS(CEC_OwnAddress));
|
||||||
|
tmp = 1 <<(CEC_OwnAddress + 16);
|
||||||
|
/* Set the CEC own address */
|
||||||
|
CEC->CFGR |= tmp;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the Own Address of the CEC device.
|
||||||
|
* @param CEC_OwnAddress: The CEC own address.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_OwnAddressClear(void)
|
||||||
|
{
|
||||||
|
/* Set the CEC own address */
|
||||||
|
CEC->CFGR = 0x0;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Group2 Data transfers functions
|
||||||
|
* @brief Data transfers functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Data transfers functions #####
|
||||||
|
===============================================================================
|
||||||
|
[..] This section provides functions allowing the CEC data transfers.The read
|
||||||
|
access of the CEC_RXDR register can be done using the CEC_ReceiveData()function
|
||||||
|
and returns the Rx buffered value. Whereas a write access to the CEC_TXDR can be
|
||||||
|
done using CEC_SendData() function.
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Transmits single data through the CEC peripheral.
|
||||||
|
* @param Data: the data to transmit.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_SendData(uint8_t Data)
|
||||||
|
{
|
||||||
|
/* Transmit Data */
|
||||||
|
CEC->TXDR = Data;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Returns the most recent received data by the CEC peripheral.
|
||||||
|
* @param None
|
||||||
|
* @retval The received data.
|
||||||
|
*/
|
||||||
|
uint8_t CEC_ReceiveData(void)
|
||||||
|
{
|
||||||
|
/* Receive Data */
|
||||||
|
return (uint8_t)(CEC->RXDR);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Starts a new message.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_StartOfMessage(void)
|
||||||
|
{
|
||||||
|
/* Starts of new message */
|
||||||
|
CEC->CR |= CEC_CR_TXSOM;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Transmits message with an EOM bit.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_EndOfMessage(void)
|
||||||
|
{
|
||||||
|
/* The data byte will be transmitted with an EOM bit */
|
||||||
|
CEC->CR |= CEC_CR_TXEOM;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Group3 Interrupts and flags management functions
|
||||||
|
* @brief Interrupts and flags management functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Interrupts and flags management functions #####
|
||||||
|
===============================================================================
|
||||||
|
[..] This section provides functions allowing to configure the CEC Interrupts
|
||||||
|
sources and check or clear the flags or pending bits status.
|
||||||
|
[..] The user should identify which mode will be used in his application to manage
|
||||||
|
the communication: Polling mode or Interrupt mode.
|
||||||
|
|
||||||
|
[..] In polling mode, the CEC can be managed by the following flags:
|
||||||
|
(+) CEC_FLAG_TXACKE : to indicate a missing acknowledge in transmission mode.
|
||||||
|
(+) CEC_FLAG_TXERR : to indicate an error occurs during transmission mode.
|
||||||
|
The initiator detects low impedance in the CEC line.
|
||||||
|
(+) CEC_FLAG_TXUDR : to indicate if an underrun error occurs in transmission mode.
|
||||||
|
The transmission is enabled while the software has not yet
|
||||||
|
loaded any value into the TXDR register.
|
||||||
|
(+) CEC_FLAG_TXEND : to indicate the end of successful transmission.
|
||||||
|
(+) CEC_FLAG_TXBR : to indicate the next transmission data has to be written to TXDR.
|
||||||
|
(+) CEC_FLAG_ARBLST : to indicate arbitration lost in the case of two CEC devices
|
||||||
|
starting at the same time.
|
||||||
|
(+) CEC_FLAG_RXACKE : to indicate a missing acknowledge in receive mode.
|
||||||
|
(+) CEC_FLAG_LBPE : to indicate a long bit period error generated during receive mode.
|
||||||
|
(+) CEC_FLAG_SBPE : to indicate a short bit period error generated during receive mode.
|
||||||
|
(+) CEC_FLAG_BRE : to indicate a bit rising error generated during receive mode.
|
||||||
|
(+) CEC_FLAG_RXOVR : to indicate if an overrun error occur while receiving a CEC message.
|
||||||
|
A byte is not yet received while a new byte is stored in the RXDR register.
|
||||||
|
(+) CEC_FLAG_RXEND : to indicate the end Of reception
|
||||||
|
(+) CEC_FLAG_RXBR : to indicate a new byte has been received from the CEC line and
|
||||||
|
stored into the RXDR buffer.
|
||||||
|
[..]
|
||||||
|
(@)In this Mode, it is advised to use the following functions:
|
||||||
|
FlagStatus CEC_GetFlagStatus(uint16_t CEC_FLAG);
|
||||||
|
void CEC_ClearFlag(uint16_t CEC_FLAG);
|
||||||
|
|
||||||
|
[..] In Interrupt mode, the CEC can be managed by the following interrupt sources:
|
||||||
|
(+) CEC_IT_TXACKE : to indicate a TX Missing acknowledge
|
||||||
|
(+) CEC_IT_TXACKE : to indicate a missing acknowledge in transmission mode.
|
||||||
|
(+) CEC_IT_TXERR : to indicate an error occurs during transmission mode.
|
||||||
|
The initiator detects low impedance in the CEC line.
|
||||||
|
(+) CEC_IT_TXUDR : to indicate if an underrun error occurs in transmission mode.
|
||||||
|
The transmission is enabled while the software has not yet
|
||||||
|
loaded any value into the TXDR register.
|
||||||
|
(+) CEC_IT_TXEND : to indicate the end of successful transmission.
|
||||||
|
(+) CEC_IT_TXBR : to indicate the next transmission data has to be written to TXDR register.
|
||||||
|
(+) CEC_IT_ARBLST : to indicate arbitration lost in the case of two CEC devices
|
||||||
|
starting at the same time.
|
||||||
|
(+) CEC_IT_RXACKE : to indicate a missing acknowledge in receive mode.
|
||||||
|
(+) CEC_IT_LBPE : to indicate a long bit period error generated during receive mode.
|
||||||
|
(+) CEC_IT_SBPE : to indicate a short bit period error generated during receive mode.
|
||||||
|
(+) CEC_IT_BRE : to indicate a bit rising error generated during receive mode.
|
||||||
|
(+) CEC_IT_RXOVR : to indicate if an overrun error occur while receiving a CEC message.
|
||||||
|
A byte is not yet received while a new byte is stored in the RXDR register.
|
||||||
|
(+) CEC_IT_RXEND : to indicate the end Of reception
|
||||||
|
(+) CEC_IT_RXBR : to indicate a new byte has been received from the CEC line and
|
||||||
|
stored into the RXDR buffer.
|
||||||
|
[..]
|
||||||
|
(@)In this Mode it is advised to use the following functions:
|
||||||
|
void CEC_ITConfig( uint16_t CEC_IT, FunctionalState NewState);
|
||||||
|
ITStatus CEC_GetITStatus(uint16_t CEC_IT);
|
||||||
|
void CEC_ClearITPendingBit(uint16_t CEC_IT);
|
||||||
|
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the selected CEC interrupts.
|
||||||
|
* @param CEC_IT: specifies the CEC interrupt source to be enabled.
|
||||||
|
* This parameter can be any combination of the following values:
|
||||||
|
* @arg CEC_IT_TXACKE: Tx Missing acknowledge Error
|
||||||
|
* @arg CEC_IT_TXERR: Tx Error.
|
||||||
|
* @arg CEC_IT_TXUDR: Tx-Buffer Underrun.
|
||||||
|
* @arg CEC_IT_TXEND: End of Transmission (successful transmission of the last byte).
|
||||||
|
* @arg CEC_IT_TXBR: Tx-Byte Request.
|
||||||
|
* @arg CEC_IT_ARBLST: Arbitration Lost
|
||||||
|
* @arg CEC_IT_RXACKE: Rx-Missing Acknowledge
|
||||||
|
* @arg CEC_IT_LBPE: Rx Long period Error
|
||||||
|
* @arg CEC_IT_SBPE: Rx Short period Error
|
||||||
|
* @arg CEC_IT_BRE: Rx Bit Rising Error
|
||||||
|
* @arg CEC_IT_RXOVR: Rx Overrun.
|
||||||
|
* @arg CEC_IT_RXEND: End Of Reception
|
||||||
|
* @arg CEC_IT_RXBR: Rx-Byte Received
|
||||||
|
* @param NewState: new state of the selected CEC interrupts.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_ITConfig(uint16_t CEC_IT, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
assert_param(IS_CEC_IT(CEC_IT));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the selected CEC interrupt */
|
||||||
|
CEC->IER |= CEC_IT;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
CEC_IT =~CEC_IT;
|
||||||
|
/* Disable the selected CEC interrupt */
|
||||||
|
CEC->IER &= CEC_IT;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Gets the CEC flag status.
|
||||||
|
* @param CEC_FLAG: specifies the CEC flag to check.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg CEC_FLAG_TXACKE: Tx Missing acknowledge Error
|
||||||
|
* @arg CEC_FLAG_TXERR: Tx Error.
|
||||||
|
* @arg CEC_FLAG_TXUDR: Tx-Buffer Underrun.
|
||||||
|
* @arg CEC_FLAG_TXEND: End of transmission (successful transmission of the last byte).
|
||||||
|
* @arg CEC_FLAG_TXBR: Tx-Byte Request.
|
||||||
|
* @arg CEC_FLAG_ARBLST: Arbitration Lost
|
||||||
|
* @arg CEC_FLAG_RXACKE: Rx-Missing Acknowledge
|
||||||
|
* @arg CEC_FLAG_LBPE: Rx Long period Error
|
||||||
|
* @arg CEC_FLAG_SBPE: Rx Short period Error
|
||||||
|
* @arg CEC_FLAG_BRE: Rx Bit Rissing Error
|
||||||
|
* @arg CEC_FLAG_RXOVR: Rx Overrun.
|
||||||
|
* @arg CEC_FLAG_RXEND: End Of Reception.
|
||||||
|
* @arg CEC_FLAG_RXBR: Rx-Byte Received.
|
||||||
|
* @retval The new state of CEC_FLAG (SET or RESET)
|
||||||
|
*/
|
||||||
|
FlagStatus CEC_GetFlagStatus(uint16_t CEC_FLAG)
|
||||||
|
{
|
||||||
|
FlagStatus bitstatus = RESET;
|
||||||
|
|
||||||
|
assert_param(IS_CEC_GET_FLAG(CEC_FLAG));
|
||||||
|
|
||||||
|
/* Check the status of the specified CEC flag */
|
||||||
|
if ((CEC->ISR & CEC_FLAG) != (uint16_t)RESET)
|
||||||
|
{
|
||||||
|
/* CEC flag is set */
|
||||||
|
bitstatus = SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* CEC flag is reset */
|
||||||
|
bitstatus = RESET;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Return the CEC flag status */
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the CEC's pending flags.
|
||||||
|
* @param CEC_FLAG: specifies the flag to clear.
|
||||||
|
* This parameter can be any combination of the following values:
|
||||||
|
* @arg CEC_FLAG_TXACKE: Tx Missing acknowledge Error
|
||||||
|
* @arg CEC_FLAG_TXERR: Tx Error
|
||||||
|
* @arg CEC_FLAG_TXUDR: Tx-Buffer Underrun
|
||||||
|
* @arg CEC_FLAG_TXEND: End of transmission (successful transmission of the last byte).
|
||||||
|
* @arg CEC_FLAG_TXBR: Tx-Byte Request
|
||||||
|
* @arg CEC_FLAG_ARBLST: Arbitration Lost
|
||||||
|
* @arg CEC_FLAG_RXACKE: Rx Missing Acknowledge
|
||||||
|
* @arg CEC_FLAG_LBPE: Rx Long period Error
|
||||||
|
* @arg CEC_FLAG_SBPE: Rx Short period Error
|
||||||
|
* @arg CEC_FLAG_BRE: Rx Bit Rising Error
|
||||||
|
* @arg CEC_FLAG_RXOVR: Rx Overrun
|
||||||
|
* @arg CEC_FLAG_RXEND: End Of Reception
|
||||||
|
* @arg CEC_FLAG_RXBR: Rx-Byte Received
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_ClearFlag(uint32_t CEC_FLAG)
|
||||||
|
{
|
||||||
|
assert_param(IS_CEC_CLEAR_FLAG(CEC_FLAG));
|
||||||
|
|
||||||
|
/* Clear the selected CEC flag */
|
||||||
|
CEC->ISR = CEC_FLAG;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the specified CEC interrupt has occurred or not.
|
||||||
|
* @param CEC_IT: specifies the CEC interrupt source to check.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg CEC_IT_TXACKE: Tx Missing acknowledge Error
|
||||||
|
* @arg CEC_IT_TXERR: Tx Error.
|
||||||
|
* @arg CEC_IT_TXUDR: Tx-Buffer Underrun.
|
||||||
|
* @arg CEC_IT_TXEND: End of transmission (successful transmission of the last byte).
|
||||||
|
* @arg CEC_IT_TXBR: Tx-Byte Request.
|
||||||
|
* @arg CEC_IT_ARBLST: Arbitration Lost.
|
||||||
|
* @arg CEC_IT_RXACKE: Rx-Missing Acknowledge.
|
||||||
|
* @arg CEC_IT_LBPE: Rx Long period Error.
|
||||||
|
* @arg CEC_IT_SBPE: Rx Short period Error.
|
||||||
|
* @arg CEC_IT_BRE: Rx Bit Rising Error.
|
||||||
|
* @arg CEC_IT_RXOVR: Rx Overrun.
|
||||||
|
* @arg CEC_IT_RXEND: End Of Reception.
|
||||||
|
* @arg CEC_IT_RXBR: Rx-Byte Received
|
||||||
|
* @retval The new state of CEC_IT (SET or RESET).
|
||||||
|
*/
|
||||||
|
ITStatus CEC_GetITStatus(uint16_t CEC_IT)
|
||||||
|
{
|
||||||
|
ITStatus bitstatus = RESET;
|
||||||
|
uint32_t enablestatus = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_CEC_GET_IT(CEC_IT));
|
||||||
|
|
||||||
|
/* Get the CEC IT enable bit status */
|
||||||
|
enablestatus = (CEC->IER & CEC_IT);
|
||||||
|
|
||||||
|
/* Check the status of the specified CEC interrupt */
|
||||||
|
if (((CEC->ISR & CEC_IT) != (uint32_t)RESET) && enablestatus)
|
||||||
|
{
|
||||||
|
/* CEC interrupt is set */
|
||||||
|
bitstatus = SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* CEC interrupt is reset */
|
||||||
|
bitstatus = RESET;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Return the CEC interrupt status */
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the CEC's interrupt pending bits.
|
||||||
|
* @param CEC_IT: specifies the CEC interrupt pending bit to clear.
|
||||||
|
* This parameter can be any combination of the following values:
|
||||||
|
* @arg CEC_IT_TXACKE: Tx Missing acknowledge Error
|
||||||
|
* @arg CEC_IT_TXERR: Tx Error
|
||||||
|
* @arg CEC_IT_TXUDR: Tx-Buffer Underrun
|
||||||
|
* @arg CEC_IT_TXEND: End of Transmission
|
||||||
|
* @arg CEC_IT_TXBR: Tx-Byte Request
|
||||||
|
* @arg CEC_IT_ARBLST: Arbitration Lost
|
||||||
|
* @arg CEC_IT_RXACKE: Rx-Missing Acknowledge
|
||||||
|
* @arg CEC_IT_LBPE: Rx Long period Error
|
||||||
|
* @arg CEC_IT_SBPE: Rx Short period Error
|
||||||
|
* @arg CEC_IT_BRE: Rx Bit Rising Error
|
||||||
|
* @arg CEC_IT_RXOVR: Rx Overrun
|
||||||
|
* @arg CEC_IT_RXEND: End Of Reception
|
||||||
|
* @arg CEC_IT_RXBR: Rx-Byte Received
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CEC_ClearITPendingBit(uint16_t CEC_IT)
|
||||||
|
{
|
||||||
|
assert_param(IS_CEC_IT(CEC_IT));
|
||||||
|
|
||||||
|
/* Clear the selected CEC interrupt pending bits */
|
||||||
|
CEC->ISR = CEC_IT;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,408 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_comp.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of the comparators (COMP1 and COMP2) peripheral
|
||||||
|
* applicable only on STM32F051 and STM32F072 devices:
|
||||||
|
* + Comparators configuration
|
||||||
|
* + Window mode control
|
||||||
|
*
|
||||||
|
* @verbatim
|
||||||
|
*
|
||||||
|
===============================================================================
|
||||||
|
##### How to use this driver #####
|
||||||
|
===============================================================================
|
||||||
|
[..]
|
||||||
|
|
||||||
|
The device integrates two analog comparators COMP1 and COMP2:
|
||||||
|
(+) The non inverting input is set to PA1 for COMP1 and to PA3
|
||||||
|
for COMP2.
|
||||||
|
|
||||||
|
(+) The inverting input can be selected among: DAC1_OUT, DAC2_OUT
|
||||||
|
1/4 VREFINT, 1/2 VERFINT, 3/4 VREFINT, VREFINT,
|
||||||
|
I/O (PA0 for COMP1 and PA2 for COMP2)
|
||||||
|
|
||||||
|
(+) The COMP output is internally is available using COMP_GetOutputLevel()
|
||||||
|
and can be set on GPIO pins: PA0, PA6, PA11 for COMP1
|
||||||
|
and PA2, PA7, PA12 for COMP2
|
||||||
|
|
||||||
|
(+) The COMP output can be redirected to embedded timers (TIM1, TIM2
|
||||||
|
and TIM3)
|
||||||
|
|
||||||
|
(+) The two comparators COMP1 and COMP2 can be combined in window
|
||||||
|
mode and only COMP1 non inverting (PA1) can be used as non-
|
||||||
|
inverting input.
|
||||||
|
|
||||||
|
(+) The two comparators COMP1 and COMP2 have interrupt capability
|
||||||
|
with wake-up from Sleep and Stop modes (through the EXTI controller).
|
||||||
|
COMP1 and COMP2 outputs are internally connected to EXTI Line 21
|
||||||
|
and EXTI Line 22 respectively.
|
||||||
|
|
||||||
|
|
||||||
|
##### How to configure the comparator #####
|
||||||
|
===============================================================================
|
||||||
|
[..]
|
||||||
|
This driver provides functions to configure and program the Comparators
|
||||||
|
of all STM32F0xx devices.
|
||||||
|
|
||||||
|
[..] To use the comparator, perform the following steps:
|
||||||
|
|
||||||
|
(#) Enable the SYSCFG APB clock to get write access to comparator
|
||||||
|
register using RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
|
||||||
|
|
||||||
|
(#) Configure the comparator input in analog mode using GPIO_Init()
|
||||||
|
|
||||||
|
(#) Configure the comparator output in alternate function mode
|
||||||
|
using GPIO_Init() and use GPIO_PinAFConfig() function to map the
|
||||||
|
comparator output to the GPIO pin
|
||||||
|
|
||||||
|
(#) Configure the comparator using COMP_Init() function:
|
||||||
|
(++) Select the inverting input
|
||||||
|
(++) Select the output polarity
|
||||||
|
(++) Select the output redirection
|
||||||
|
(++) Select the hysteresis level
|
||||||
|
(++) Select the power mode
|
||||||
|
|
||||||
|
(#) Enable the comparator using COMP_Cmd() function
|
||||||
|
|
||||||
|
(#) If required enable the COMP interrupt by configuring and enabling
|
||||||
|
EXTI line in Interrupt mode and selecting the desired sensitivity
|
||||||
|
level using EXTI_Init() function. After that enable the comparator
|
||||||
|
interrupt vector using NVIC_Init() function.
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_comp.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP
|
||||||
|
* @brief COMP driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
/* CSR register Mask */
|
||||||
|
#define COMP_CSR_CLEAR_MASK ((uint32_t)0x00003FFE)
|
||||||
|
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Group1 Initialization and Configuration functions
|
||||||
|
* @brief Initialization and Configuration functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Initialization and Configuration functions #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Deinitializes COMP peripheral registers to their default reset values.
|
||||||
|
* @note Deinitialization can't be performed if the COMP configuration is locked.
|
||||||
|
* To unlock the configuration, perform a system reset.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void COMP_DeInit(void)
|
||||||
|
{
|
||||||
|
COMP->CSR = ((uint32_t)0x00000000); /*!< Set COMP_CSR register to reset value */
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Initializes the COMP peripheral according to the specified parameters
|
||||||
|
* in COMP_InitStruct
|
||||||
|
* @note If the selected comparator is locked, initialization can't be performed.
|
||||||
|
* To unlock the configuration, perform a system reset.
|
||||||
|
* @note By default, PA1 is selected as COMP1 non inverting input.
|
||||||
|
* To use PA4 as COMP1 non inverting input call COMP_SwitchCmd() after COMP_Init()
|
||||||
|
* @param COMP_Selection: the selected comparator.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg COMP_Selection_COMP1: COMP1 selected
|
||||||
|
* @arg COMP_Selection_COMP2: COMP2 selected
|
||||||
|
* @param COMP_InitStruct: pointer to an COMP_InitTypeDef structure that contains
|
||||||
|
* the configuration information for the specified COMP peripheral.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void COMP_Init(uint32_t COMP_Selection, COMP_InitTypeDef* COMP_InitStruct)
|
||||||
|
{
|
||||||
|
uint32_t tmpreg = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_COMP_ALL_PERIPH(COMP_Selection));
|
||||||
|
assert_param(IS_COMP_INVERTING_INPUT(COMP_InitStruct->COMP_InvertingInput));
|
||||||
|
assert_param(IS_COMP_OUTPUT(COMP_InitStruct->COMP_Output));
|
||||||
|
assert_param(IS_COMP_OUTPUT_POL(COMP_InitStruct->COMP_OutputPol));
|
||||||
|
assert_param(IS_COMP_HYSTERESIS(COMP_InitStruct->COMP_Hysteresis));
|
||||||
|
assert_param(IS_COMP_MODE(COMP_InitStruct->COMP_Mode));
|
||||||
|
|
||||||
|
/*!< Get the COMP_CSR register value */
|
||||||
|
tmpreg = COMP->CSR;
|
||||||
|
|
||||||
|
/*!< Clear the COMP1SW1, COMPx_IN_SEL, COMPx_OUT_TIM_SEL, COMPx_POL, COMPx_HYST and COMPx_PWR_MODE bits */
|
||||||
|
tmpreg &= (uint32_t) ~(COMP_CSR_CLEAR_MASK<<COMP_Selection);
|
||||||
|
|
||||||
|
/*!< Configure COMP: inverting input, output redirection, hysteresis value and power mode */
|
||||||
|
/*!< Set COMPxINSEL bits according to COMP_InitStruct->COMP_InvertingInput value */
|
||||||
|
/*!< Set COMPxOUTSEL bits according to COMP_InitStruct->COMP_Output value */
|
||||||
|
/*!< Set COMPxPOL bit according to COMP_InitStruct->COMP_OutputPol value */
|
||||||
|
/*!< Set COMPxHYST bits according to COMP_InitStruct->COMP_Hysteresis value */
|
||||||
|
/*!< Set COMPxMODE bits according to COMP_InitStruct->COMP_Mode value */
|
||||||
|
tmpreg |= (uint32_t)((COMP_InitStruct->COMP_InvertingInput | COMP_InitStruct->COMP_Output |
|
||||||
|
COMP_InitStruct->COMP_OutputPol | COMP_InitStruct->COMP_Hysteresis |
|
||||||
|
COMP_InitStruct->COMP_Mode)<<COMP_Selection);
|
||||||
|
|
||||||
|
/*!< Write to COMP_CSR register */
|
||||||
|
COMP->CSR = tmpreg;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Fills each COMP_InitStruct member with its default value.
|
||||||
|
* @param COMP_InitStruct: pointer to an COMP_InitTypeDef structure which will
|
||||||
|
* be initialized.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void COMP_StructInit(COMP_InitTypeDef* COMP_InitStruct)
|
||||||
|
{
|
||||||
|
COMP_InitStruct->COMP_InvertingInput = COMP_InvertingInput_1_4VREFINT;
|
||||||
|
COMP_InitStruct->COMP_Output = COMP_Output_None;
|
||||||
|
COMP_InitStruct->COMP_OutputPol = COMP_OutputPol_NonInverted;
|
||||||
|
COMP_InitStruct->COMP_Hysteresis = COMP_Hysteresis_No;
|
||||||
|
COMP_InitStruct->COMP_Mode = COMP_Mode_UltraLowPower;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enable or disable the COMP peripheral.
|
||||||
|
* @note If the selected comparator is locked, enable/disable can't be performed.
|
||||||
|
* To unlock the configuration, perform a system reset.
|
||||||
|
* @param COMP_Selection: the selected comparator.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg COMP_Selection_COMP1: COMP1 selected
|
||||||
|
* @arg COMP_Selection_COMP2: COMP2 selected
|
||||||
|
* @param NewState: new state of the COMP peripheral.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @note When enabled, the comparator compares the non inverting input with
|
||||||
|
* the inverting input and the comparison result is available on comparator output.
|
||||||
|
* @note When disabled, the comparator doesn't perform comparison and the
|
||||||
|
* output level is low.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void COMP_Cmd(uint32_t COMP_Selection, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_COMP_ALL_PERIPH(COMP_Selection));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the selected COMP peripheral */
|
||||||
|
COMP->CSR |= (uint32_t) (1<<COMP_Selection);
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the selected COMP peripheral */
|
||||||
|
COMP->CSR &= (uint32_t)(~((uint32_t)1<<COMP_Selection));
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Close or Open the SW1 switch.
|
||||||
|
* @note This switch is solely intended to redirect signals onto high
|
||||||
|
* impedance input, such as COMP1 non-inverting input (highly resistive switch)
|
||||||
|
* @param NewState: New state of the analog switch.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @note When enabled, the SW1 is closed; PA1 is connected to PA4
|
||||||
|
* @note When disabled, the SW1 switch is open; PA1 is disconnected from PA4
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void COMP_SwitchCmd(FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameter */
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Close SW1 switch */
|
||||||
|
COMP->CSR |= (uint32_t) (COMP_CSR_COMP1SW1);
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Open SW1 switch */
|
||||||
|
COMP->CSR &= (uint32_t)(~COMP_CSR_COMP1SW1);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Return the output level (high or low) of the selected comparator.
|
||||||
|
* @note The output level depends on the selected polarity.
|
||||||
|
* @note If the polarity is not inverted:
|
||||||
|
* - Comparator output is low when the non-inverting input is at a lower
|
||||||
|
* voltage than the inverting input
|
||||||
|
* - Comparator output is high when the non-inverting input is at a higher
|
||||||
|
* voltage than the inverting input
|
||||||
|
* @note If the polarity is inverted:
|
||||||
|
* - Comparator output is high when the non-inverting input is at a lower
|
||||||
|
* voltage than the inverting input
|
||||||
|
* - Comparator output is low when the non-inverting input is at a higher
|
||||||
|
* voltage than the inverting input
|
||||||
|
* @param COMP_Selection: the selected comparator.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg COMP_Selection_COMP1: COMP1 selected
|
||||||
|
* @arg COMP_Selection_COMP2: COMP2 selected
|
||||||
|
* @retval Returns the selected comparator output level: low or high.
|
||||||
|
*
|
||||||
|
*/
|
||||||
|
uint32_t COMP_GetOutputLevel(uint32_t COMP_Selection)
|
||||||
|
{
|
||||||
|
uint32_t compout = 0x0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_COMP_ALL_PERIPH(COMP_Selection));
|
||||||
|
|
||||||
|
/* Check if selected comparator output is high */
|
||||||
|
if ((COMP->CSR & (COMP_CSR_COMP1OUT<<COMP_Selection)) != 0)
|
||||||
|
{
|
||||||
|
compout = COMP_OutputLevel_High;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
compout = COMP_OutputLevel_Low;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Return the comparator output level */
|
||||||
|
return (uint32_t)(compout);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Group2 Window mode control function
|
||||||
|
* @brief Window mode control function
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Window mode control function #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the window mode.
|
||||||
|
* @note In window mode, COMP1 and COMP2 non inverting inputs are connected
|
||||||
|
* together and only COMP1 non inverting input (PA1) can be used.
|
||||||
|
* @param NewState: new state of the window mode.
|
||||||
|
* This parameter can be :
|
||||||
|
* @arg ENABLE: COMP1 and COMP2 non inverting inputs are connected together.
|
||||||
|
* @arg DISABLE: OMP1 and COMP2 non inverting inputs are disconnected.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void COMP_WindowCmd(FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the window mode */
|
||||||
|
COMP->CSR |= (uint32_t) COMP_CSR_WNDWEN;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the window mode */
|
||||||
|
COMP->CSR &= (uint32_t)(~COMP_CSR_WNDWEN);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Group3 COMP configuration locking function
|
||||||
|
* @brief COMP1 and COMP2 configuration locking function
|
||||||
|
* COMP1 and COMP2 configuration can be locked each separately.
|
||||||
|
* Unlocking is performed by system reset.
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Configuration Lock function #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Lock the selected comparator (COMP1/COMP2) configuration.
|
||||||
|
* @note Locking the configuration means that all control bits are read-only.
|
||||||
|
* To unlock the comparator configuration, perform a system reset.
|
||||||
|
* @param COMP_Selection: selects the comparator to be locked
|
||||||
|
* This parameter can be a value of the following values:
|
||||||
|
* @arg COMP_Selection_COMP1: COMP1 configuration is locked.
|
||||||
|
* @arg COMP_Selection_COMP2: COMP2 configuration is locked.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void COMP_LockConfig(uint32_t COMP_Selection)
|
||||||
|
{
|
||||||
|
/* Check the parameter */
|
||||||
|
assert_param(IS_COMP_ALL_PERIPH(COMP_Selection));
|
||||||
|
|
||||||
|
/* Set the lock bit corresponding to selected comparator */
|
||||||
|
COMP->CSR |= (uint32_t) (COMP_CSR_COMP1LOCK<<COMP_Selection);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,361 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_crc.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of CRC computation unit peripheral:
|
||||||
|
* + Configuration of the CRC computation unit
|
||||||
|
* + CRC computation of one/many 32-bit data
|
||||||
|
* + CRC Independent register (IDR) access
|
||||||
|
*
|
||||||
|
* @verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### How to use this driver #####
|
||||||
|
===============================================================================
|
||||||
|
[..]
|
||||||
|
|
||||||
|
(+) Enable CRC AHB clock using RCC_AHBPeriphClockCmd(RCC_AHBPeriph_CRC, ENABLE)
|
||||||
|
function
|
||||||
|
(+) If required, select the reverse operation on input data
|
||||||
|
using CRC_ReverseInputDataSelect()
|
||||||
|
(+) If required, enable the reverse operation on output data
|
||||||
|
using CRC_ReverseOutputDataCmd(Enable)
|
||||||
|
(+) use CRC_CalcCRC() function to compute the CRC of a 32-bit data
|
||||||
|
or use CRC_CalcBlockCRC() function to compute the CRC if a 32-bit
|
||||||
|
data buffer
|
||||||
|
(@) To compute the CRC of a new data use CRC_ResetDR() to reset
|
||||||
|
the CRC computation unit before starting the computation
|
||||||
|
otherwise you can get wrong CRC values.
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_crc.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRC
|
||||||
|
* @brief CRC driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup CRC_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRC_Group1 Configuration of the CRC computation unit functions
|
||||||
|
* @brief Configuration of the CRC computation unit functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### CRC configuration functions #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Deinitializes CRC peripheral registers to their default reset values.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRC_DeInit(void)
|
||||||
|
{
|
||||||
|
/* Set DR register to reset value */
|
||||||
|
CRC->DR = 0xFFFFFFFF;
|
||||||
|
|
||||||
|
/* Set the POL register to the reset value: 0x04C11DB7 */
|
||||||
|
CRC->POL = 0x04C11DB7;
|
||||||
|
|
||||||
|
/* Reset IDR register */
|
||||||
|
CRC->IDR = 0x00;
|
||||||
|
|
||||||
|
/* Set INIT register to reset value */
|
||||||
|
CRC->INIT = 0xFFFFFFFF;
|
||||||
|
|
||||||
|
/* Reset the CRC calculation unit */
|
||||||
|
CRC->CR = CRC_CR_RESET;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Resets the CRC calculation unit and sets INIT register content in DR register.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRC_ResetDR(void)
|
||||||
|
{
|
||||||
|
/* Reset CRC generator */
|
||||||
|
CRC->CR |= CRC_CR_RESET;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Selects the polynomial size. This function is only applicable for
|
||||||
|
* STM32F072 devices.
|
||||||
|
* @param CRC_PolSize: Specifies the polynomial size.
|
||||||
|
* This parameter can be:
|
||||||
|
* @arg CRC_PolSize_7: 7-bit polynomial for CRC calculation
|
||||||
|
* @arg CRC_PolSize_8: 8-bit polynomial for CRC calculation
|
||||||
|
* @arg CRC_PolSize_16: 16-bit polynomial for CRC calculation
|
||||||
|
* @arg CRC_PolSize_32: 32-bit polynomial for CRC calculation
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRC_PolynomialSizeSelect(uint32_t CRC_PolSize)
|
||||||
|
{
|
||||||
|
uint32_t tmpcr = 0;
|
||||||
|
|
||||||
|
/* Check the parameter */
|
||||||
|
assert_param(IS_CRC_POL_SIZE(CRC_PolSize));
|
||||||
|
|
||||||
|
/* Get CR register value */
|
||||||
|
tmpcr = CRC->CR;
|
||||||
|
|
||||||
|
/* Reset POL_SIZE bits */
|
||||||
|
tmpcr &= (uint32_t)~((uint32_t)CRC_CR_POLSIZE);
|
||||||
|
/* Set the polynomial size */
|
||||||
|
tmpcr |= (uint32_t)CRC_PolSize;
|
||||||
|
|
||||||
|
/* Write to CR register */
|
||||||
|
CRC->CR = (uint32_t)tmpcr;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Selects the reverse operation to be performed on input data.
|
||||||
|
* @param CRC_ReverseInputData: Specifies the reverse operation on input data.
|
||||||
|
* This parameter can be:
|
||||||
|
* @arg CRC_ReverseInputData_No: No reverse operation is performed
|
||||||
|
* @arg CRC_ReverseInputData_8bits: reverse operation performed on 8 bits
|
||||||
|
* @arg CRC_ReverseInputData_16bits: reverse operation performed on 16 bits
|
||||||
|
* @arg CRC_ReverseInputData_32bits: reverse operation performed on 32 bits
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRC_ReverseInputDataSelect(uint32_t CRC_ReverseInputData)
|
||||||
|
{
|
||||||
|
uint32_t tmpcr = 0;
|
||||||
|
|
||||||
|
/* Check the parameter */
|
||||||
|
assert_param(IS_CRC_REVERSE_INPUT_DATA(CRC_ReverseInputData));
|
||||||
|
|
||||||
|
/* Get CR register value */
|
||||||
|
tmpcr = CRC->CR;
|
||||||
|
|
||||||
|
/* Reset REV_IN bits */
|
||||||
|
tmpcr &= (uint32_t)~((uint32_t)CRC_CR_REV_IN);
|
||||||
|
/* Set the reverse operation */
|
||||||
|
tmpcr |= (uint32_t)CRC_ReverseInputData;
|
||||||
|
|
||||||
|
/* Write to CR register */
|
||||||
|
CRC->CR = (uint32_t)tmpcr;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disable the reverse operation on output data.
|
||||||
|
* The reverse operation on output data is performed on 32-bit.
|
||||||
|
* @param NewState: new state of the reverse operation on output data.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRC_ReverseOutputDataCmd(FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable reverse operation on output data */
|
||||||
|
CRC->CR |= CRC_CR_REV_OUT;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable reverse operation on output data */
|
||||||
|
CRC->CR &= (uint32_t)~((uint32_t)CRC_CR_REV_OUT);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Initializes the INIT register.
|
||||||
|
* @note After resetting CRC calculation unit, CRC_InitValue is stored in DR register
|
||||||
|
* @param CRC_InitValue: Programmable initial CRC value
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRC_SetInitRegister(uint32_t CRC_InitValue)
|
||||||
|
{
|
||||||
|
CRC->INIT = CRC_InitValue;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Initializes the polynomail coefficients. This function is only
|
||||||
|
* applicable for STM32F072 devices.
|
||||||
|
* @param CRC_Pol: Polynomial to be used for CRC calculation.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRC_SetPolynomial(uint32_t CRC_Pol)
|
||||||
|
{
|
||||||
|
CRC->POL = CRC_Pol;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRC_Group2 CRC computation of one/many 32-bit data functions
|
||||||
|
* @brief CRC computation of one/many 32-bit data functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### CRC computation functions #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Computes the 32-bit CRC of a given data word(32-bit).
|
||||||
|
* @param CRC_Data: data word(32-bit) to compute its CRC
|
||||||
|
* @retval 32-bit CRC
|
||||||
|
*/
|
||||||
|
uint32_t CRC_CalcCRC(uint32_t CRC_Data)
|
||||||
|
{
|
||||||
|
CRC->DR = CRC_Data;
|
||||||
|
|
||||||
|
return (CRC->DR);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Computes the 16-bit CRC of a given 16-bit data. This function is only
|
||||||
|
* applicable for STM32F072 devices.
|
||||||
|
* @param CRC_Data: data half-word(16-bit) to compute its CRC
|
||||||
|
* @retval 16-bit CRC
|
||||||
|
*/
|
||||||
|
uint32_t CRC_CalcCRC16bits(uint16_t CRC_Data)
|
||||||
|
{
|
||||||
|
*(uint16_t*)(CRC_BASE) = (uint16_t) CRC_Data;
|
||||||
|
|
||||||
|
return (CRC->DR);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Computes the 8-bit CRC of a given 8-bit data. This function is only
|
||||||
|
* applicable for STM32F072 devices.
|
||||||
|
* @param CRC_Data: 8-bit data to compute its CRC
|
||||||
|
* @retval 8-bit CRC
|
||||||
|
*/
|
||||||
|
uint32_t CRC_CalcCRC8bits(uint8_t CRC_Data)
|
||||||
|
{
|
||||||
|
*(uint8_t*)(CRC_BASE) = (uint8_t) CRC_Data;
|
||||||
|
|
||||||
|
return (CRC->DR);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Computes the 32-bit CRC of a given buffer of data word(32-bit).
|
||||||
|
* @param pBuffer: pointer to the buffer containing the data to be computed
|
||||||
|
* @param BufferLength: length of the buffer to be computed
|
||||||
|
* @retval 32-bit CRC
|
||||||
|
*/
|
||||||
|
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
|
||||||
|
{
|
||||||
|
uint32_t index = 0;
|
||||||
|
|
||||||
|
for(index = 0; index < BufferLength; index++)
|
||||||
|
{
|
||||||
|
CRC->DR = pBuffer[index];
|
||||||
|
}
|
||||||
|
return (CRC->DR);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Returns the current CRC value.
|
||||||
|
* @param None
|
||||||
|
* @retval 32-bit CRC
|
||||||
|
*/
|
||||||
|
uint32_t CRC_GetCRC(void)
|
||||||
|
{
|
||||||
|
return (CRC->DR);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRC_Group3 CRC Independent Register (IDR) access functions
|
||||||
|
* @brief CRC Independent Register (IDR) access (write/read) functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### CRC Independent Register (IDR) access functions #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Stores an 8-bit data in the Independent Data(ID) register.
|
||||||
|
* @param CRC_IDValue: 8-bit value to be stored in the ID register
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRC_SetIDRegister(uint8_t CRC_IDValue)
|
||||||
|
{
|
||||||
|
CRC->IDR = CRC_IDValue;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Returns the 8-bit data stored in the Independent Data(ID) register
|
||||||
|
* @param None
|
||||||
|
* @retval 8-bit value of the ID register
|
||||||
|
*/
|
||||||
|
uint8_t CRC_GetIDRegister(void)
|
||||||
|
{
|
||||||
|
return (CRC->IDR);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,466 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_crs.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of CRS peripheral applicable only on STM32F042 and
|
||||||
|
* STM32F072 devices:
|
||||||
|
* + Configuration of the CRS peripheral
|
||||||
|
* + Interrupts and flags management
|
||||||
|
*
|
||||||
|
*
|
||||||
|
* @verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### How to use this driver #####
|
||||||
|
===============================================================================
|
||||||
|
[..]
|
||||||
|
|
||||||
|
(+) Enable CRS AHB clock using RCC_APB1eriphClockCmd(RCC_APB1Periph_CRS, ENABLE)
|
||||||
|
function
|
||||||
|
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_crs.h"
|
||||||
|
#include "stm32f0xx_rcc.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRS
|
||||||
|
* @brief CRS driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
/* CRS Flag Mask */
|
||||||
|
#define FLAG_MASK ((uint32_t)0x700)
|
||||||
|
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup CRS_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRS_Group1 Configuration of the CRS functions
|
||||||
|
* @brief Configuration of the CRS functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### CRS configuration functions #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Deinitializes CRS peripheral registers to their default reset values.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_DeInit(void)
|
||||||
|
{
|
||||||
|
RCC_APB1PeriphResetCmd(RCC_APB1Periph_CRS, ENABLE);
|
||||||
|
RCC_APB1PeriphResetCmd(RCC_APB1Periph_CRS, DISABLE);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Adjusts the Internal High Speed 48 oscillator (HSI 48) calibration value.
|
||||||
|
* @note The calibration is used to compensate for the variations in voltage
|
||||||
|
* and temperature that influence the frequency of the internal HSI48 RC.
|
||||||
|
* @note This function can be called only when the AUTOTRIMEN bit is reset.
|
||||||
|
* @param CRS_HSI48CalibrationValue:
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_AdjustHSI48CalibrationValue(uint8_t CRS_HSI48CalibrationValue)
|
||||||
|
{
|
||||||
|
/* Clear TRIM[5:0] bits */
|
||||||
|
CRS->CR &= ~CRS_CR_TRIM;
|
||||||
|
|
||||||
|
/* Set the TRIM[5:0] bits according to CRS_HSI48CalibrationValue value */
|
||||||
|
CRS->CR |= (uint32_t)((uint32_t)CRS_HSI48CalibrationValue << 8);
|
||||||
|
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the oscillator clock for frequency error counter.
|
||||||
|
* @note when the CEN bit is set the CRS_CFGR register becomes write-protected.
|
||||||
|
* @param NewState: new state of the frequency error counter.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_FrequencyErrorCounterCmd(FunctionalState NewState)
|
||||||
|
{
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
CRS->CR |= CRS_CR_CEN;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
CRS->CR &= ~CRS_CR_CEN;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the automatic hardware adjustement of TRIM bits.
|
||||||
|
* @note When the AUTOTRIMEN bit is set the CRS_CFGR register becomes write-protected.
|
||||||
|
* @param NewState: new state of the automatic trimming.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_AutomaticCalibrationCmd(FunctionalState NewState)
|
||||||
|
{
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
CRS->CR |= CRS_CR_AUTOTRIMEN;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
CRS->CR &= ~CRS_CR_AUTOTRIMEN;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Generate the software synchronization event
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_SoftwareSynchronizationGenerate(void)
|
||||||
|
{
|
||||||
|
CRS->CR |= CRS_CR_SWSYNC;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Adjusts the Internal High Speed 48 oscillator (HSI 48) calibration value.
|
||||||
|
* @note The calibration is used to compensate for the variations in voltage
|
||||||
|
* and temperature that influence the frequency of the internal HSI48 RC.
|
||||||
|
* @note This function can be called only when the CEN bit is reset.
|
||||||
|
* @param CRS_ReloadValue: specifies the HSI calibration trimming value.
|
||||||
|
* This parameter must be a number between 0 and .
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_FrequencyErrorCounterReload(uint32_t CRS_ReloadValue)
|
||||||
|
{
|
||||||
|
|
||||||
|
/* Clear RELOAD[15:0] bits */
|
||||||
|
CRS->CFGR &= ~CRS_CFGR_RELOAD;
|
||||||
|
|
||||||
|
/* Set the RELOAD[15:0] bits according to CRS_ReloadValue value */
|
||||||
|
CRS->CFGR |= (uint32_t)CRS_ReloadValue;
|
||||||
|
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief
|
||||||
|
* @note This function can be called only when the CEN bit is reset.
|
||||||
|
* @param CRS_ErrorLimitValue: specifies the HSI calibration trimming value.
|
||||||
|
* This parameter must be a number between 0 and .
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_FrequencyErrorLimitConfig(uint8_t CRS_ErrorLimitValue)
|
||||||
|
{
|
||||||
|
/* Clear FELIM[7:0] bits */
|
||||||
|
CRS->CFGR &= ~CRS_CFGR_FELIM;
|
||||||
|
|
||||||
|
/* Set the FELIM[7:0] bits according to CRS_ErrorLimitValue value */
|
||||||
|
CRS->CFGR |= (uint32_t)CRS_ErrorLimitValue;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief
|
||||||
|
* @note This function can be called only when the CEN bit is reset.
|
||||||
|
* @param CRS_Prescaler: specifies the HSI calibration trimming value.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg CRS_SYNC_Div1:
|
||||||
|
* @arg CRS_SYNC_Div2:
|
||||||
|
* @arg CRS_SYNC_Div4:
|
||||||
|
* @arg CRS_SYNC_Div8:
|
||||||
|
* @arg CRS_SYNC_Div16:
|
||||||
|
* @arg CRS_SYNC_Div32:
|
||||||
|
* @arg CRS_SYNC_Div64:
|
||||||
|
* @arg CRS_SYNC_Div128:
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_SynchronizationPrescalerConfig(uint32_t CRS_Prescaler)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_CRS_SYNC_DIV(CRS_Prescaler));
|
||||||
|
|
||||||
|
/* Clear SYNCDIV[2:0] bits */
|
||||||
|
CRS->CFGR &= ~CRS_CFGR_SYNCDIV;
|
||||||
|
|
||||||
|
/* Set the CRS_CFGR_SYNCDIV[2:0] bits according to CRS_Prescaler value */
|
||||||
|
CRS->CFGR |= CRS_Prescaler;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief
|
||||||
|
* @note This function can be called only when the CEN bit is reset.
|
||||||
|
* @param CRS_Source: .
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg CRS_SYNCSource_GPIO:
|
||||||
|
* @arg CRS_SYNCSource_LSE:
|
||||||
|
* @arg CRS_SYNCSource_USB:
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_SynchronizationSourceConfig(uint32_t CRS_Source)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_CRS_SYNC_SOURCE(CRS_Source));
|
||||||
|
|
||||||
|
/* Clear SYNCSRC[1:0] bits */
|
||||||
|
CRS->CFGR &= ~CRS_CFGR_SYNCSRC;
|
||||||
|
|
||||||
|
/* Set the SYNCSRC[1:0] bits according to CRS_Source value */
|
||||||
|
CRS->CFGR |= CRS_Source;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief
|
||||||
|
* @note This function can be called only when the CEN bit is reset.
|
||||||
|
* @param CRS_Polarity: .
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg CRS_SYNCPolarity_Rising:
|
||||||
|
* @arg CRS_SYNCPolarity_Falling:
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_SynchronizationPolarityConfig(uint32_t CRS_Polarity)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_CRS_SYNC_POLARITY(CRS_Polarity));
|
||||||
|
|
||||||
|
/* Clear SYNCSPOL bit */
|
||||||
|
CRS->CFGR &= ~CRS_CFGR_SYNCPOL;
|
||||||
|
|
||||||
|
/* Set the SYNCSPOL bits according to CRS_Polarity value */
|
||||||
|
CRS->CFGR |= CRS_Polarity;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Returns the Relaod value.
|
||||||
|
* @param None
|
||||||
|
* @retval The reload value
|
||||||
|
*/
|
||||||
|
uint32_t CRS_GetReloadValue(void)
|
||||||
|
{
|
||||||
|
return ((uint32_t)(CRS->CFGR & CRS_CFGR_RELOAD));
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Returns the HSI48 Calibration value.
|
||||||
|
* @param None
|
||||||
|
* @retval The reload value
|
||||||
|
*/
|
||||||
|
uint32_t CRS_GetHSI48CalibrationValue(void)
|
||||||
|
{
|
||||||
|
return (((uint32_t)(CRS->CR & CRS_CR_TRIM)) >> 8);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Returns the frequency error capture.
|
||||||
|
* @param None
|
||||||
|
* @retval The frequency error capture value
|
||||||
|
*/
|
||||||
|
uint32_t CRS_GetFrequencyErrorValue(void)
|
||||||
|
{
|
||||||
|
return ((uint32_t)(CRS->ISR & CRS_ISR_FECAP));
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Returns the frequency error direction.
|
||||||
|
* @param None
|
||||||
|
* @retval The frequency error direction. The returned value can be one
|
||||||
|
* of the following values:
|
||||||
|
* - 0x00: Up counting
|
||||||
|
* - 0x8000: Down counting
|
||||||
|
*/
|
||||||
|
uint32_t CRS_GetFrequencyErrorDirection(void)
|
||||||
|
{
|
||||||
|
return ((uint32_t)(CRS->ISR & CRS_ISR_FEDIR));
|
||||||
|
}
|
||||||
|
|
||||||
|
/** @defgroup CRS_Group2 Interrupts and flags management functions
|
||||||
|
* @brief Interrupts and flags management functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Interrupts and flags management functions #####
|
||||||
|
===============================================================================
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the specified CRS interrupts.
|
||||||
|
* @param CRS_IT: specifies the RCC interrupt sources to be enabled or disabled.
|
||||||
|
* This parameter can be any combination of the following values:
|
||||||
|
* @arg CRS_IT_SYNCOK:
|
||||||
|
* @arg CRS_IT_SYNCWARN:
|
||||||
|
* @arg CRS_IT_ERR:
|
||||||
|
* @arg CRS_IT_ESYNC:
|
||||||
|
* @param NewState: new state of the specified CRS interrupts.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_ITConfig(uint32_t CRS_IT, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_CRS_IT(CRS_IT));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
CRS->CR |= CRS_IT;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
CRS->CR &= ~CRS_IT;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the specified CRS flag is set or not.
|
||||||
|
* @param CRS_FLAG: specifies the flag to check.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg CRS_FLAG_SYNCOK:
|
||||||
|
* @arg CRS_FLAG_SYNCWARN:
|
||||||
|
* @arg CRS_FLAG_ERR:
|
||||||
|
* @arg CRS_FLAG_ESYNC:
|
||||||
|
* @arg CRS_FLAG_TRIMOVF:
|
||||||
|
* @arg CRS_FLAG_SYNCERR:
|
||||||
|
* @arg CRS_FLAG_SYNCMISS:
|
||||||
|
* @retval The new state of CRS_FLAG (SET or RESET).
|
||||||
|
*/
|
||||||
|
FlagStatus CRS_GetFlagStatus(uint32_t CRS_FLAG)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_CRS_FLAG(CRS_FLAG));
|
||||||
|
|
||||||
|
return ((FlagStatus)(CRS->ISR & CRS_FLAG));
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the CRS specified FLAG.
|
||||||
|
* @param CRS_FLAG: specifies the flag to check.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg CRS_FLAG_SYNCOK:
|
||||||
|
* @arg CRS_FLAG_SYNCWARN:
|
||||||
|
* @arg CRS_FLAG_ERR:
|
||||||
|
* @arg CRS_FLAG_ESYNC:
|
||||||
|
* @arg CRS_FLAG_TRIMOVF:
|
||||||
|
* @arg CRS_FLAG_SYNCERR:
|
||||||
|
* @arg CRS_FLAG_SYNCMISS:
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_ClearFlag(uint32_t CRS_FLAG)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_CRS_FLAG(CRS_FLAG));
|
||||||
|
|
||||||
|
if ((CRS_FLAG & FLAG_MASK)!= 0)
|
||||||
|
{
|
||||||
|
CRS->ICR |= CRS_ICR_ERRC;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
CRS->ICR |= CRS_FLAG;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the specified CRS IT pending bit is set or not.
|
||||||
|
* @param CRS_IT: specifies the IT pending bit to check.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg CRS_IT_SYNCOK:
|
||||||
|
* @arg CRS_IT_SYNCWARN:
|
||||||
|
* @arg CRS_IT_ERR:
|
||||||
|
* @arg CRS_IT_ESYNC:
|
||||||
|
* @arg CRS_IT_TRIMOVF:
|
||||||
|
* @arg CRS_IT_SYNCERR:
|
||||||
|
* @arg CRS_IT_SYNCMISS:
|
||||||
|
* @retval The new state of CRS_IT (SET or RESET).
|
||||||
|
*/
|
||||||
|
ITStatus CRS_GetITStatus(uint32_t CRS_IT)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_CRS_GET_IT(CRS_IT));
|
||||||
|
|
||||||
|
return ((ITStatus)(CRS->ISR & CRS_IT));
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the CRS specified IT pending bi.
|
||||||
|
* @param CRS_FLAG: specifies the IT pending bi to clear.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg CRS_IT_SYNCOK:
|
||||||
|
* @arg CRS_IT_SYNCWARN:
|
||||||
|
* @arg CRS_IT_ERR:
|
||||||
|
* @arg CRS_IT_ESYNC:
|
||||||
|
* @arg CRS_IT_TRIMOVF:
|
||||||
|
* @arg CRS_IT_SYNCERR:
|
||||||
|
* @arg CRS_IT_SYNCMISS:
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void CRS_ClearITPendingBit(uint32_t CRS_IT)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_CRS_CLEAR_IT(CRS_IT));
|
||||||
|
|
||||||
|
if ((CRS_IT & FLAG_MASK)!= 0)
|
||||||
|
{
|
||||||
|
CRS->ICR |= CRS_ICR_ERRC;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
CRS->ICR |= CRS_IT;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,692 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_dac.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of the Digital-to-Analog Converter (DAC) peripheral
|
||||||
|
* applicable only on STM32F051 and STM32F072 devices:
|
||||||
|
* + DAC channel configuration: trigger, output buffer, data format
|
||||||
|
* + DMA management
|
||||||
|
* + Interrupts and flags management
|
||||||
|
*
|
||||||
|
* @verbatim
|
||||||
|
*
|
||||||
|
===============================================================================
|
||||||
|
##### DAC Peripheral features #####
|
||||||
|
===============================================================================
|
||||||
|
[..] The device integrates two 12-bit Digital Analog Converters refered as
|
||||||
|
DAC channel1 with DAC_OUT1 (PA4) and DAC_OUT2 (PA5) as outputs.
|
||||||
|
|
||||||
|
[..] Digital to Analog conversion can be non-triggered using DAC_Trigger_None
|
||||||
|
and DAC_OUTx is available once writing to DHRx register using
|
||||||
|
DAC_SetChannel1Data() or DAC_SetChannel2Data()
|
||||||
|
|
||||||
|
[..] Digital to Analog conversion can be triggered by:
|
||||||
|
(#) External event: EXTI Line 9 (any GPIOx_Pin9) using DAC_Trigger_Ext_IT9.
|
||||||
|
The used pin (GPIOx_Pin9) must be configured in input mode.
|
||||||
|
|
||||||
|
(#) Timers TRGO: TIM2, TIM3,TIM7, TIM6 and TIM15
|
||||||
|
(DAC_Trigger_T2_TRGO, DAC_Trigger_T3_TRGO...)
|
||||||
|
The timer TRGO event should be selected using TIM_SelectOutputTrigger()
|
||||||
|
|
||||||
|
(#) Software using DAC_Trigger_Software
|
||||||
|
|
||||||
|
[..] Each DAC integrates an output buffer that can be used to
|
||||||
|
reduce the output impedance, and to drive external loads directly
|
||||||
|
without having to add an external operational amplifier.
|
||||||
|
To enable the output buffer use
|
||||||
|
DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
|
||||||
|
|
||||||
|
[..] Refer to the device datasheet for more details about output impedance
|
||||||
|
value with and without output buffer.
|
||||||
|
|
||||||
|
[..] DAC wave generation feature
|
||||||
|
Both DAC channels can be used to generate
|
||||||
|
1- Noise wave using DAC_WaveGeneration_Noise
|
||||||
|
2- Triangle wave using DAC_WaveGeneration_Triangle
|
||||||
|
|
||||||
|
[..] The DAC data format can be:
|
||||||
|
(#) 8-bit right alignment using DAC_Align_8b_R
|
||||||
|
(#) 12-bit left alignment using DAC_Align_12b_L
|
||||||
|
(#) 12-bit right alignment using DAC_Align_12b_R
|
||||||
|
|
||||||
|
[..] The analog output voltage on each DAC channel pin is determined
|
||||||
|
by the following equation: DAC_OUTx = VREF+ * DOR / 4095
|
||||||
|
with DOR is the Data Output Register
|
||||||
|
VEF+ is the input voltage reference (refer to the device datasheet)
|
||||||
|
e.g. To set DAC_OUT1 to 0.7V, use
|
||||||
|
DAC_SetChannel1Data(DAC_Align_12b_R, 868);
|
||||||
|
Assuming that VREF+ = 3.3, DAC_OUT1 = (3.3 * 868) / 4095 = 0.7V
|
||||||
|
|
||||||
|
[..] A DMA1 request can be generated when an external trigger (but not
|
||||||
|
a software trigger) occurs if DMA1 requests are enabled using
|
||||||
|
DAC_DMACmd()
|
||||||
|
DMA1 requests are mapped as following:
|
||||||
|
(+) DAC channel1 is mapped on DMA1 channel3 which must be already
|
||||||
|
configured
|
||||||
|
(+) DAC channel2 is mapped on DMA1 channel4 which must be already
|
||||||
|
configured
|
||||||
|
|
||||||
|
##### How to use this driver #####
|
||||||
|
===============================================================================
|
||||||
|
[..]
|
||||||
|
(+) Enable DAC APB1 clock to get write access to DAC registers
|
||||||
|
using RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE)
|
||||||
|
|
||||||
|
(+) Configure DAC_OUTx (DAC_OUT1: PA4, DAC_OUT2: PA5) in analog mode
|
||||||
|
using GPIO_Init() function
|
||||||
|
|
||||||
|
(+) Configure the DAC channel using DAC_Init()
|
||||||
|
|
||||||
|
(+) Enable the DAC channel using DAC_Cmd()
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_dac.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC
|
||||||
|
* @brief DAC driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
/* CR register Mask */
|
||||||
|
#define CR_CLEAR_MASK ((uint32_t)0x00000FFE) /* check the value of the mask */
|
||||||
|
|
||||||
|
/* DAC Dual Channels SWTRIG masks */
|
||||||
|
#define DUAL_SWTRIG_SET ((uint32_t)0x00000003) /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DUAL_SWTRIG_RESET ((uint32_t)0xFFFFFFFC) /*!< Only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
/* DHR registers offsets */
|
||||||
|
#define DHR12R1_OFFSET ((uint32_t)0x00000008)
|
||||||
|
#define DHR12R2_OFFSET ((uint32_t)0x00000014) /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DHR12RD_OFFSET ((uint32_t)0x00000020) /*!< Only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
/* DOR register offset */
|
||||||
|
#define DOR_OFFSET ((uint32_t)0x0000002C)
|
||||||
|
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_Group1 DAC channels configuration
|
||||||
|
* @brief DAC channels configuration: trigger, output buffer, data format
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### DAC channels configuration: trigger, output buffer, data format #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Deinitializes the DAC peripheral registers to their default reset values.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_DeInit(void)
|
||||||
|
{
|
||||||
|
/* Enable DAC reset state */
|
||||||
|
RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
|
||||||
|
/* Release DAC from reset state */
|
||||||
|
RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Initializes the DAC peripheral according to the specified parameters
|
||||||
|
* in the DAC_InitStruct.
|
||||||
|
* @param DAC_Channel: the selected DAC channel.
|
||||||
|
* This parameter can be:
|
||||||
|
* @arg DAC_Channel_1: DAC Channel1 selected
|
||||||
|
* @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices
|
||||||
|
* @param DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
|
||||||
|
* the configuration information for the specified DAC channel.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
|
||||||
|
{
|
||||||
|
uint32_t tmpreg1 = 0, tmpreg2 = 0;
|
||||||
|
|
||||||
|
/* Check the DAC parameters */
|
||||||
|
assert_param(IS_DAC_TRIGGER(DAC_InitStruct->DAC_Trigger));
|
||||||
|
assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
|
||||||
|
assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
|
||||||
|
assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
|
||||||
|
|
||||||
|
/*---------------------------- DAC CR Configuration --------------------------*/
|
||||||
|
/* Get the DAC CR value */
|
||||||
|
tmpreg1 = DAC->CR;
|
||||||
|
/* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
|
||||||
|
tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
|
||||||
|
/* Configure for the selected DAC channel: buffer output, trigger,
|
||||||
|
wave generation, mask/amplitude for wave generation */
|
||||||
|
/* Set TSELx and TENx bits according to DAC_Trigger value */
|
||||||
|
/* Set WAVEx bits according to DAC_WaveGeneration value */
|
||||||
|
/* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */
|
||||||
|
/* Set BOFFx bit according to DAC_OutputBuffer value */
|
||||||
|
tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
|
||||||
|
DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
|
||||||
|
DAC_InitStruct->DAC_OutputBuffer);
|
||||||
|
/* Calculate CR register value depending on DAC_Channel */
|
||||||
|
tmpreg1 |= tmpreg2 << DAC_Channel;
|
||||||
|
/* Write to DAC CR */
|
||||||
|
DAC->CR = tmpreg1;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Fills each DAC_InitStruct member with its default value.
|
||||||
|
* @param DAC_InitStruct: pointer to a DAC_InitTypeDef structure which will
|
||||||
|
* be initialized.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
|
||||||
|
{
|
||||||
|
/*--------------- Reset DAC init structure parameters values -----------------*/
|
||||||
|
/* Initialize the DAC_Trigger member */
|
||||||
|
DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
|
||||||
|
|
||||||
|
/* Initialize the DAC_WaveGeneration member */
|
||||||
|
DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
|
||||||
|
|
||||||
|
/* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
|
||||||
|
DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
|
||||||
|
|
||||||
|
/* Initialize the DAC_OutputBuffer member */
|
||||||
|
DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the specified DAC channel.
|
||||||
|
* @param DAC_Channel: The selected DAC channel.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg DAC_Channel_1: DAC Channel1 selected
|
||||||
|
* @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices
|
||||||
|
* @param NewState: new state of the DAC channel.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @note When the DAC channel is enabled the trigger source can no more be modified.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_CHANNEL(DAC_Channel));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the selected DAC channel */
|
||||||
|
DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the selected DAC channel */
|
||||||
|
DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the selected DAC channel software trigger.
|
||||||
|
* @param DAC_Channel: The selected DAC channel.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg DAC_Channel_1: DAC Channel1 selected
|
||||||
|
* @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices
|
||||||
|
* @param NewState: new state of the selected DAC channel software trigger.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_CHANNEL(DAC_Channel));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable software trigger for the selected DAC channel */
|
||||||
|
DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4);
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable software trigger for the selected DAC channel */
|
||||||
|
DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables simultaneously the two DAC channels software triggers.
|
||||||
|
* This function is applicable only for STM32F072 devices.
|
||||||
|
* @param NewState: new state of the DAC channels software triggers.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable software trigger for both DAC channels */
|
||||||
|
DAC->SWTRIGR |= DUAL_SWTRIG_SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable software trigger for both DAC channels */
|
||||||
|
DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the selected DAC channel wave generation.
|
||||||
|
* This function is applicable only for STM32F072 devices.
|
||||||
|
* @param DAC_Channel: The selected DAC channel.
|
||||||
|
* This parameter can be:
|
||||||
|
* @arg DAC_Channel_1: DAC Channel1 selected
|
||||||
|
* @arg DAC_Channel_2: DAC Channel2 selected
|
||||||
|
* @param DAC_Wave: specifies the wave type to enable or disable.
|
||||||
|
* This parameter can be:
|
||||||
|
* @arg DAC_Wave_Noise: noise wave generation
|
||||||
|
* @arg DAC_Wave_Triangle: triangle wave generation
|
||||||
|
* @param NewState: new state of the selected DAC channel wave generation.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_CHANNEL(DAC_Channel));
|
||||||
|
assert_param(IS_DAC_WAVE(DAC_Wave));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the selected wave generation for the selected DAC channel */
|
||||||
|
DAC->CR |= DAC_Wave << DAC_Channel;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the selected wave generation for the selected DAC channel */
|
||||||
|
DAC->CR &= ~(DAC_Wave << DAC_Channel);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Set the specified data holding register value for DAC channel1.
|
||||||
|
* @param DAC_Align: Specifies the data alignment for DAC channel1.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg DAC_Align_8b_R: 8bit right data alignment selected
|
||||||
|
* @arg DAC_Align_12b_L: 12bit left data alignment selected
|
||||||
|
* @arg DAC_Align_12b_R: 12bit right data alignment selected
|
||||||
|
* @param Data: Data to be loaded in the selected data holding register.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
|
||||||
|
{
|
||||||
|
__IO uint32_t tmp = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_ALIGN(DAC_Align));
|
||||||
|
assert_param(IS_DAC_DATA(Data));
|
||||||
|
|
||||||
|
tmp = (uint32_t)DAC_BASE;
|
||||||
|
tmp += DHR12R1_OFFSET + DAC_Align;
|
||||||
|
|
||||||
|
/* Set the DAC channel1 selected data holding register */
|
||||||
|
*(__IO uint32_t *) tmp = Data;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Sets the specified data holding register value for DAC channel2.
|
||||||
|
* This function is applicable only for STM32F072 devices.
|
||||||
|
* @param DAC_Align: Specifies the data alignment for DAC channel2.
|
||||||
|
* This parameter can be:
|
||||||
|
* @arg DAC_Align_8b_R: 8bit right data alignment selected
|
||||||
|
* @arg DAC_Align_12b_L: 12bit left data alignment selected
|
||||||
|
* @arg DAC_Align_12b_R: 12bit right data alignment selected
|
||||||
|
* @param Data: Data to be loaded in the selected data holding register.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
|
||||||
|
{
|
||||||
|
__IO uint32_t tmp = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_ALIGN(DAC_Align));
|
||||||
|
assert_param(IS_DAC_DATA(Data));
|
||||||
|
|
||||||
|
tmp = (uint32_t)DAC_BASE;
|
||||||
|
tmp += DHR12R2_OFFSET + DAC_Align;
|
||||||
|
|
||||||
|
/* Set the DAC channel2 selected data holding register */
|
||||||
|
*(__IO uint32_t *)tmp = Data;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Sets the specified data holding register value for dual channel DAC.
|
||||||
|
* This function is applicable only for STM32F072 devices.
|
||||||
|
* @param DAC_Align: Specifies the data alignment for dual channel DAC.
|
||||||
|
* This parameter can be:
|
||||||
|
* @arg DAC_Align_8b_R: 8bit right data alignment selected
|
||||||
|
* @arg DAC_Align_12b_L: 12bit left data alignment selected
|
||||||
|
* @arg DAC_Align_12b_R: 12bit right data alignment selected
|
||||||
|
* @param Data2: Data for DAC Channel2 to be loaded in the selected data holding register.
|
||||||
|
* @param Data1: Data for DAC Channel1 to be loaded in the selected data holding register.
|
||||||
|
* @note In dual mode, a unique register access is required to write in both
|
||||||
|
* DAC channels at the same time.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)
|
||||||
|
{
|
||||||
|
uint32_t data = 0, tmp = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_ALIGN(DAC_Align));
|
||||||
|
assert_param(IS_DAC_DATA(Data1));
|
||||||
|
assert_param(IS_DAC_DATA(Data2));
|
||||||
|
|
||||||
|
/* Calculate and set dual DAC data holding register value */
|
||||||
|
if (DAC_Align == DAC_Align_8b_R)
|
||||||
|
{
|
||||||
|
data = ((uint32_t)Data2 << 8) | Data1;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
data = ((uint32_t)Data2 << 16) | Data1;
|
||||||
|
}
|
||||||
|
|
||||||
|
tmp = (uint32_t)DAC_BASE;
|
||||||
|
tmp += DHR12RD_OFFSET + DAC_Align;
|
||||||
|
|
||||||
|
/* Set the dual DAC selected data holding register */
|
||||||
|
*(__IO uint32_t *)tmp = data;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Returns the last data output value of the selected DAC channel.
|
||||||
|
* @param DAC_Channel: The selected DAC channel.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg DAC_Channel_1: DAC Channel1 selected
|
||||||
|
* @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices
|
||||||
|
* @retval The selected DAC channel data output value.
|
||||||
|
*/
|
||||||
|
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
|
||||||
|
{
|
||||||
|
__IO uint32_t tmp = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_CHANNEL(DAC_Channel));
|
||||||
|
|
||||||
|
tmp = (uint32_t) DAC_BASE ;
|
||||||
|
tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2);
|
||||||
|
|
||||||
|
/* Returns the DAC channel data output register value */
|
||||||
|
return (uint16_t) (*(__IO uint32_t*) tmp);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_Group2 DMA management functions
|
||||||
|
* @brief DMA management functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### DMA management functions #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the specified DAC channel DMA request.
|
||||||
|
* When enabled DMA1 is generated when an external trigger (EXTI Line9,
|
||||||
|
* TIM2, TIM3, TIM6 or TIM15 but not a software trigger) occurs
|
||||||
|
* @param DAC_Channel: the selected DAC channel.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg DAC_Channel_1: DAC Channel1 selected
|
||||||
|
* @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices
|
||||||
|
* @param NewState: new state of the selected DAC channel DMA request.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @note The DAC channel1 is mapped on DMA1 channel3 which must be already configured.
|
||||||
|
* @note The DAC channel2 is mapped on DMA1 channel4 which must be already configured.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_CHANNEL(DAC_Channel));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the selected DAC channel DMA request */
|
||||||
|
DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the selected DAC channel DMA request */
|
||||||
|
DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_Group3 Interrupts and flags management functions
|
||||||
|
* @brief Interrupts and flags management functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Interrupts and flags management functions #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the specified DAC interrupts.
|
||||||
|
* @param DAC_Channel: The selected DAC channel.
|
||||||
|
* This parameter can be:
|
||||||
|
* @arg DAC_Channel_1: DAC Channel1 selected
|
||||||
|
* @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices
|
||||||
|
* @param DAC_IT: specifies the DAC interrupt sources to be enabled or disabled.
|
||||||
|
* This parameter can be the following values:
|
||||||
|
* @arg DAC_IT_DMAUDR: DMA underrun interrupt mask
|
||||||
|
* @note The DMA underrun occurs when a second external trigger arrives before the
|
||||||
|
* acknowledgement for the first external trigger is received (first request).
|
||||||
|
* @param NewState: new state of the specified DAC interrupts.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_CHANNEL(DAC_Channel));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
assert_param(IS_DAC_IT(DAC_IT));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the selected DAC interrupts */
|
||||||
|
DAC->CR |= (DAC_IT << DAC_Channel);
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the selected DAC interrupts */
|
||||||
|
DAC->CR &= (~(uint32_t)(DAC_IT << DAC_Channel));
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the specified DAC flag is set or not.
|
||||||
|
* @param DAC_Channel: The selected DAC channel.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg DAC_Channel_1: DAC Channel1 selected
|
||||||
|
* @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices
|
||||||
|
* @param DAC_FLAG: specifies the flag to check.
|
||||||
|
* This parameter can be only of the following value:
|
||||||
|
* @arg DAC_FLAG_DMAUDR: DMA underrun flag
|
||||||
|
* @note The DMA underrun occurs when a second external trigger arrives before the
|
||||||
|
* acknowledgement for the first external trigger is received (first request).
|
||||||
|
* @retval The new state of DAC_FLAG (SET or RESET).
|
||||||
|
*/
|
||||||
|
FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG)
|
||||||
|
{
|
||||||
|
FlagStatus bitstatus = RESET;
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_CHANNEL(DAC_Channel));
|
||||||
|
assert_param(IS_DAC_FLAG(DAC_FLAG));
|
||||||
|
|
||||||
|
/* Check the status of the specified DAC flag */
|
||||||
|
if ((DAC->SR & (DAC_FLAG << DAC_Channel)) != (uint8_t)RESET)
|
||||||
|
{
|
||||||
|
/* DAC_FLAG is set */
|
||||||
|
bitstatus = SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* DAC_FLAG is reset */
|
||||||
|
bitstatus = RESET;
|
||||||
|
}
|
||||||
|
/* Return the DAC_FLAG status */
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the DAC channel's pending flags.
|
||||||
|
* @param DAC_Channel: The selected DAC channel.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg DAC_Channel_1: DAC Channel1 selected
|
||||||
|
* @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices
|
||||||
|
* @param DAC_FLAG: specifies the flag to clear.
|
||||||
|
* This parameter can be of the following value:
|
||||||
|
* @arg DAC_FLAG_DMAUDR: DMA underrun flag
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_CHANNEL(DAC_Channel));
|
||||||
|
assert_param(IS_DAC_FLAG(DAC_FLAG));
|
||||||
|
|
||||||
|
/* Clear the selected DAC flags */
|
||||||
|
DAC->SR = (DAC_FLAG << DAC_Channel);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the specified DAC interrupt has occurred or not.
|
||||||
|
* @param DAC_Channel: The selected DAC channel.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg DAC_Channel_1: DAC Channel1 selected
|
||||||
|
* @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices
|
||||||
|
* @param DAC_IT: specifies the DAC interrupt source to check.
|
||||||
|
* This parameter can be the following values:
|
||||||
|
* @arg DAC_IT_DMAUDR: DMA underrun interrupt mask
|
||||||
|
* @note The DMA underrun occurs when a second external trigger arrives before the
|
||||||
|
* acknowledgement for the first external trigger is received (first request).
|
||||||
|
* @retval The new state of DAC_IT (SET or RESET).
|
||||||
|
*/
|
||||||
|
ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT)
|
||||||
|
{
|
||||||
|
ITStatus bitstatus = RESET;
|
||||||
|
uint32_t enablestatus = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_CHANNEL(DAC_Channel));
|
||||||
|
assert_param(IS_DAC_IT(DAC_IT));
|
||||||
|
|
||||||
|
/* Get the DAC_IT enable bit status */
|
||||||
|
enablestatus = (DAC->CR & (DAC_IT << DAC_Channel)) ;
|
||||||
|
|
||||||
|
/* Check the status of the specified DAC interrupt */
|
||||||
|
if (((DAC->SR & (DAC_IT << DAC_Channel)) != (uint32_t)RESET) && enablestatus)
|
||||||
|
{
|
||||||
|
/* DAC_IT is set */
|
||||||
|
bitstatus = SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* DAC_IT is reset */
|
||||||
|
bitstatus = RESET;
|
||||||
|
}
|
||||||
|
/* Return the DAC_IT status */
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the DAC channel's interrupt pending bits.
|
||||||
|
* @param DAC_Channel: The selected DAC channel.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg DAC_Channel_1: DAC Channel1 selected
|
||||||
|
* @arg DAC_Channel_2: DAC Channel2 selected, applicable only for STM32F072 devices
|
||||||
|
* @param DAC_IT: specifies the DAC interrupt pending bit to clear.
|
||||||
|
* This parameter can be the following values:
|
||||||
|
* @arg DAC_IT_DMAUDR: DMA underrun interrupt mask
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DAC_CHANNEL(DAC_Channel));
|
||||||
|
assert_param(IS_DAC_IT(DAC_IT));
|
||||||
|
|
||||||
|
/* Clear the selected DAC interrupt pending bits */
|
||||||
|
DAC->SR = (DAC_IT << DAC_Channel);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,218 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_dbgmcu.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of the Debug MCU (DBGMCU) peripheral:
|
||||||
|
* + Device and Revision ID management
|
||||||
|
* + Peripherals Configuration
|
||||||
|
* @verbatim
|
||||||
|
* @endverbatim
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_dbgmcu.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DBGMCU
|
||||||
|
* @brief DBGMCU driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
#define IDCODE_DEVID_MASK ((uint32_t)0x00000FFF)
|
||||||
|
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup DBGMCU_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup DBGMCU_Group1 Device and Revision ID management functions
|
||||||
|
* @brief Device and Revision ID management functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### Device and Revision ID management functions #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Returns the device revision identifier.
|
||||||
|
* @param None
|
||||||
|
* @retval Device revision identifier
|
||||||
|
*/
|
||||||
|
uint32_t DBGMCU_GetREVID(void)
|
||||||
|
{
|
||||||
|
return(DBGMCU->IDCODE >> 16);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Returns the device identifier.
|
||||||
|
* @param None
|
||||||
|
* @retval Device identifier
|
||||||
|
*/
|
||||||
|
uint32_t DBGMCU_GetDEVID(void)
|
||||||
|
{
|
||||||
|
return(DBGMCU->IDCODE & IDCODE_DEVID_MASK);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DBGMCU_Group2 Peripherals Configuration functions
|
||||||
|
* @brief Peripherals Configuration
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### Peripherals Configuration functions #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Configures low power mode behavior when the MCU is in Debug mode.
|
||||||
|
* @param DBGMCU_Periph: specifies the low power mode.
|
||||||
|
* This parameter can be any combination of the following values:
|
||||||
|
* @arg DBGMCU_STOP: Keep debugger connection during STOP mode
|
||||||
|
* @arg DBGMCU_STANDBY: Keep debugger connection during STANDBY mode
|
||||||
|
* @param NewState: new state of the specified low power mode in Debug mode.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
DBGMCU->CR |= DBGMCU_Periph;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
DBGMCU->CR &= ~DBGMCU_Periph;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Configures APB1 peripheral behavior when the MCU is in Debug mode.
|
||||||
|
* @param DBGMCU_Periph: specifies the APB1 peripheral.
|
||||||
|
* This parameter can be any combination of the following values:
|
||||||
|
* @arg DBGMCU_TIM2_STOP: TIM2 counter stopped when Core is halted,
|
||||||
|
* not applicable for STM32F030 devices
|
||||||
|
* @arg DBGMCU_TIM3_STOP: TIM3 counter stopped when Core is halted
|
||||||
|
* @arg DBGMCU_TIM6_STOP: TIM6 counter stopped when Core is halted
|
||||||
|
* @arg DBGMCU_TIM7_STOP: TIM7 counter stopped when Core is halted,
|
||||||
|
* applicable only for STM32F072 devices
|
||||||
|
* @arg DBGMCU_TIM14_STOP: TIM14 counter stopped when Core is halted
|
||||||
|
* @arg DBGMCU_RTC_STOP: RTC Calendar and Wakeup counter stopped
|
||||||
|
* when Core is halted.
|
||||||
|
* @arg DBGMCU_WWDG_STOP: Debug WWDG stopped when Core is halted
|
||||||
|
* @arg DBGMCU_IWDG_STOP: Debug IWDG stopped when Core is halted
|
||||||
|
* @arg DBGMCU_I2C1_SMBUS_TIMEOUT: I2C1 SMBUS timeout mode stopped
|
||||||
|
* when Core is halted
|
||||||
|
* @arg DBGMCU_CAN1_STOP: Debug CAN1 stopped when Core is halted,
|
||||||
|
* applicable only for STM32F042 and STM32F072 devices
|
||||||
|
* @param NewState: new state of the specified APB1 peripheral in Debug mode.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DBGMCU_APB1PERIPH(DBGMCU_Periph));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
DBGMCU->APB1FZ |= DBGMCU_Periph;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
DBGMCU->APB1FZ &= ~DBGMCU_Periph;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Configures APB2 peripheral behavior when the MCU is in Debug mode.
|
||||||
|
* @param DBGMCU_Periph: specifies the APB2 peripheral.
|
||||||
|
* This parameter can be any combination of the following values:
|
||||||
|
* @arg DBGMCU_TIM1_STOP: TIM1 counter stopped when Core is halted
|
||||||
|
* @arg DBGMCU_TIM15_STOP: TIM15 counter stopped when Core is halted
|
||||||
|
* @arg DBGMCU_TIM16_STOP: TIM16 counter stopped when Core is halted
|
||||||
|
* @arg DBGMCU_TIM17_STOP: TIM17 counter stopped when Core is halted
|
||||||
|
* @param NewState: new state of the specified APB2 peripheral in Debug mode.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DBGMCU_APB2PERIPH(DBGMCU_Periph));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
DBGMCU->APB2FZ |= DBGMCU_Periph;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
DBGMCU->APB2FZ &= ~DBGMCU_Periph;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,705 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_dma.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of the Direct Memory Access controller (DMA):
|
||||||
|
* + Initialization and Configuration
|
||||||
|
* + Data Counter
|
||||||
|
* + Interrupts and flags management
|
||||||
|
*
|
||||||
|
* @verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### How to use this driver #####
|
||||||
|
==============================================================================
|
||||||
|
[..]
|
||||||
|
(#) Enable The DMA controller clock using
|
||||||
|
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE) function for DMA1.
|
||||||
|
(#) Enable and configure the peripheral to be connected to the DMA channel
|
||||||
|
(except for internal SRAM / FLASH memories: no initialization is necessary).
|
||||||
|
(#) For a given Channel, program the Source and Destination addresses,
|
||||||
|
the transfer Direction, the Buffer Size, the Peripheral and Memory
|
||||||
|
Incrementation mode and Data Size, the Circular or Normal mode,
|
||||||
|
the channel transfer Priority and the Memory-to-Memory transfer
|
||||||
|
mode (if needed) using the DMA_Init() function.
|
||||||
|
(#) Enable the NVIC and the corresponding interrupt(s) using the function
|
||||||
|
DMA_ITConfig() if you need to use DMA interrupts.
|
||||||
|
(#) Enable the DMA channel using the DMA_Cmd() function.
|
||||||
|
(#) Activate the needed channel Request using PPP_DMACmd() function for
|
||||||
|
any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...)
|
||||||
|
The function allowing this operation is provided in each PPP peripheral
|
||||||
|
driver (ie. SPI_DMACmd for SPI peripheral).
|
||||||
|
(#) Optionally, you can configure the number of data to be transferred
|
||||||
|
when the channel is disabled (ie. after each Transfer Complete event
|
||||||
|
or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter().
|
||||||
|
And you can get the number of remaining data to be transferred using
|
||||||
|
the function DMA_GetCurrDataCounter() at run time (when the DMA channel is
|
||||||
|
enabled and running).
|
||||||
|
(#) To control DMA events you can use one of the following two methods:
|
||||||
|
(##) Check on DMA channel flags using the function DMA_GetFlagStatus().
|
||||||
|
(##) Use DMA interrupts through the function DMA_ITConfig() at initialization
|
||||||
|
phase and DMA_GetITStatus() function into interrupt routines in
|
||||||
|
communication phase.
|
||||||
|
After checking on a flag you should clear it using DMA_ClearFlag()
|
||||||
|
function. And after checking on an interrupt event you should
|
||||||
|
clear it using DMA_ClearITPendingBit() function.
|
||||||
|
@endverbatim
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_dma.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA
|
||||||
|
* @brief DMA driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
#define CCR_CLEAR_MASK ((uint32_t)0xFFFF800F) /* DMA Channel config registers Masks */
|
||||||
|
|
||||||
|
/* DMA1 Channelx interrupt pending bit masks */
|
||||||
|
#define DMA1_CHANNEL1_IT_MASK ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR_TEIF1))
|
||||||
|
#define DMA1_CHANNEL2_IT_MASK ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR_TEIF2))
|
||||||
|
#define DMA1_CHANNEL3_IT_MASK ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR_TEIF3))
|
||||||
|
#define DMA1_CHANNEL4_IT_MASK ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR_TEIF4))
|
||||||
|
#define DMA1_CHANNEL5_IT_MASK ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR_TEIF5))
|
||||||
|
#define DMA1_CHANNEL6_IT_MASK ((uint32_t)(DMA_ISR_GIF6 | DMA_ISR_TCIF6 | DMA_ISR_HTIF6 | DMA_ISR_TEIF6)) /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_CHANNEL7_IT_MASK ((uint32_t)(DMA_ISR_GIF7 | DMA_ISR_TCIF7 | DMA_ISR_HTIF7 | DMA_ISR_TEIF7)) /*!< Only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_Group1 Initialization and Configuration functions
|
||||||
|
* @brief Initialization and Configuration functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Initialization and Configuration functions #####
|
||||||
|
===============================================================================
|
||||||
|
[..] This subsection provides functions allowing to initialize the DMA channel
|
||||||
|
source and destination addresses, incrementation and data sizes, transfer
|
||||||
|
direction, buffer size, circular/normal mode selection, memory-to-memory
|
||||||
|
mode selection and channel priority value.
|
||||||
|
[..] The DMA_Init() function follows the DMA configuration procedures as described
|
||||||
|
in reference manual (RM0091).
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Deinitializes the DMAy Channelx registers to their default reset
|
||||||
|
* values.
|
||||||
|
* @param DMAy_Channelx: where y can be 1 to select the DMA and
|
||||||
|
* x can be 1 to 7 for DMA1 to select the DMA Channel.
|
||||||
|
* @note Channel 6 and 7 are available only for STM32F072 devices.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
|
||||||
|
|
||||||
|
/* Disable the selected DMAy Channelx */
|
||||||
|
DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR_EN);
|
||||||
|
|
||||||
|
/* Reset DMAy Channelx control register */
|
||||||
|
DMAy_Channelx->CCR = 0;
|
||||||
|
|
||||||
|
/* Reset DMAy Channelx remaining bytes register */
|
||||||
|
DMAy_Channelx->CNDTR = 0;
|
||||||
|
|
||||||
|
/* Reset DMAy Channelx peripheral address register */
|
||||||
|
DMAy_Channelx->CPAR = 0;
|
||||||
|
|
||||||
|
/* Reset DMAy Channelx memory address register */
|
||||||
|
DMAy_Channelx->CMAR = 0;
|
||||||
|
|
||||||
|
if (DMAy_Channelx == DMA1_Channel1)
|
||||||
|
{
|
||||||
|
/* Reset interrupt pending bits for DMA1 Channel1 */
|
||||||
|
DMA1->IFCR |= DMA1_CHANNEL1_IT_MASK;
|
||||||
|
}
|
||||||
|
else if (DMAy_Channelx == DMA1_Channel2)
|
||||||
|
{
|
||||||
|
/* Reset interrupt pending bits for DMA1 Channel2 */
|
||||||
|
DMA1->IFCR |= DMA1_CHANNEL2_IT_MASK;
|
||||||
|
}
|
||||||
|
else if (DMAy_Channelx == DMA1_Channel3)
|
||||||
|
{
|
||||||
|
/* Reset interrupt pending bits for DMA1 Channel3 */
|
||||||
|
DMA1->IFCR |= DMA1_CHANNEL3_IT_MASK;
|
||||||
|
}
|
||||||
|
else if (DMAy_Channelx == DMA1_Channel4)
|
||||||
|
{
|
||||||
|
/* Reset interrupt pending bits for DMA1 Channel4 */
|
||||||
|
DMA1->IFCR |= DMA1_CHANNEL4_IT_MASK;
|
||||||
|
}
|
||||||
|
else if (DMAy_Channelx == DMA1_Channel5)
|
||||||
|
{
|
||||||
|
/* Reset interrupt pending bits for DMA1 Channel5 */
|
||||||
|
DMA1->IFCR |= DMA1_CHANNEL5_IT_MASK;
|
||||||
|
}
|
||||||
|
else if (DMAy_Channelx == DMA1_Channel6)
|
||||||
|
{
|
||||||
|
/* Reset interrupt pending bits for DMA1 Channel6 */
|
||||||
|
DMA1->IFCR |= DMA1_CHANNEL6_IT_MASK;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
if (DMAy_Channelx == DMA1_Channel7)
|
||||||
|
{
|
||||||
|
/* Reset interrupt pending bits for DMA1 Channel7 */
|
||||||
|
DMA1->IFCR |= DMA1_CHANNEL7_IT_MASK;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Initializes the DMAy Channelx according to the specified parameters
|
||||||
|
* in the DMA_InitStruct.
|
||||||
|
* @param DMAy_Channelx: where y can be 1 to select the DMA and x can be 1 to 7
|
||||||
|
* for DMA1 to select the DMA Channel.
|
||||||
|
* @note Channel 6 and 7 are available only for STM32F072 devices.
|
||||||
|
* @param DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
|
||||||
|
* the configuration information for the specified DMA Channel.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
|
||||||
|
{
|
||||||
|
uint32_t tmpreg = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
|
||||||
|
assert_param(IS_DMA_DIR(DMA_InitStruct->DMA_DIR));
|
||||||
|
assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
|
||||||
|
assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
|
||||||
|
assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));
|
||||||
|
assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
|
||||||
|
assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
|
||||||
|
assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
|
||||||
|
assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
|
||||||
|
assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
|
||||||
|
|
||||||
|
/*--------------------------- DMAy Channelx CCR Configuration ----------------*/
|
||||||
|
/* Get the DMAy_Channelx CCR value */
|
||||||
|
tmpreg = DMAy_Channelx->CCR;
|
||||||
|
|
||||||
|
/* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
|
||||||
|
tmpreg &= CCR_CLEAR_MASK;
|
||||||
|
|
||||||
|
/* Configure DMAy Channelx: data transfer, data size, priority level and mode */
|
||||||
|
/* Set DIR bit according to DMA_DIR value */
|
||||||
|
/* Set CIRC bit according to DMA_Mode value */
|
||||||
|
/* Set PINC bit according to DMA_PeripheralInc value */
|
||||||
|
/* Set MINC bit according to DMA_MemoryInc value */
|
||||||
|
/* Set PSIZE bits according to DMA_PeripheralDataSize value */
|
||||||
|
/* Set MSIZE bits according to DMA_MemoryDataSize value */
|
||||||
|
/* Set PL bits according to DMA_Priority value */
|
||||||
|
/* Set the MEM2MEM bit according to DMA_M2M value */
|
||||||
|
tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
|
||||||
|
DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
|
||||||
|
DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
|
||||||
|
DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
|
||||||
|
|
||||||
|
/* Write to DMAy Channelx CCR */
|
||||||
|
DMAy_Channelx->CCR = tmpreg;
|
||||||
|
|
||||||
|
/*--------------------------- DMAy Channelx CNDTR Configuration --------------*/
|
||||||
|
/* Write to DMAy Channelx CNDTR */
|
||||||
|
DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
|
||||||
|
|
||||||
|
/*--------------------------- DMAy Channelx CPAR Configuration ---------------*/
|
||||||
|
/* Write to DMAy Channelx CPAR */
|
||||||
|
DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
|
||||||
|
|
||||||
|
/*--------------------------- DMAy Channelx CMAR Configuration ---------------*/
|
||||||
|
/* Write to DMAy Channelx CMAR */
|
||||||
|
DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Fills each DMA_InitStruct member with its default value.
|
||||||
|
* @param DMA_InitStruct: pointer to a DMA_InitTypeDef structure which will
|
||||||
|
* be initialized.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
|
||||||
|
{
|
||||||
|
/*-------------- Reset DMA init structure parameters values ------------------*/
|
||||||
|
/* Initialize the DMA_PeripheralBaseAddr member */
|
||||||
|
DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
|
||||||
|
/* Initialize the DMA_MemoryBaseAddr member */
|
||||||
|
DMA_InitStruct->DMA_MemoryBaseAddr = 0;
|
||||||
|
/* Initialize the DMA_DIR member */
|
||||||
|
DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
|
||||||
|
/* Initialize the DMA_BufferSize member */
|
||||||
|
DMA_InitStruct->DMA_BufferSize = 0;
|
||||||
|
/* Initialize the DMA_PeripheralInc member */
|
||||||
|
DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
|
||||||
|
/* Initialize the DMA_MemoryInc member */
|
||||||
|
DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
|
||||||
|
/* Initialize the DMA_PeripheralDataSize member */
|
||||||
|
DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
|
||||||
|
/* Initialize the DMA_MemoryDataSize member */
|
||||||
|
DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
|
||||||
|
/* Initialize the DMA_Mode member */
|
||||||
|
DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
|
||||||
|
/* Initialize the DMA_Priority member */
|
||||||
|
DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
|
||||||
|
/* Initialize the DMA_M2M member */
|
||||||
|
DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the specified DMAy Channelx.
|
||||||
|
* @param DMAy_Channelx: where y can be 1 to select the DMA and
|
||||||
|
* x can be 1 to 7 for DMA1 to select the DMA Channel.
|
||||||
|
* @note Channel 6 and 7 are available only for STM32F072 devices.
|
||||||
|
* @param NewState: new state of the DMAy Channelx.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the selected DMAy Channelx */
|
||||||
|
DMAy_Channelx->CCR |= DMA_CCR_EN;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the selected DMAy Channelx */
|
||||||
|
DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR_EN);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_Group2 Data Counter functions
|
||||||
|
* @brief Data Counter functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Data Counter functions #####
|
||||||
|
===============================================================================
|
||||||
|
[..] This subsection provides function allowing to configure and read the buffer
|
||||||
|
size (number of data to be transferred).The DMA data counter can be written
|
||||||
|
only when the DMA channel is disabled (ie. after transfer complete event).
|
||||||
|
[..] The following function can be used to write the Channel data counter value:
|
||||||
|
(+) void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t
|
||||||
|
DataNumber).
|
||||||
|
-@- It is advised to use this function rather than DMA_Init() in situations
|
||||||
|
where only the Data buffer needs to be reloaded.
|
||||||
|
[..] The DMA data counter can be read to indicate the number of remaining transfers
|
||||||
|
for the relative DMA channel. This counter is decremented at the end of each
|
||||||
|
data transfer and when the transfer is complete:
|
||||||
|
(+) If Normal mode is selected: the counter is set to 0.
|
||||||
|
(+) If Circular mode is selected: the counter is reloaded with the initial
|
||||||
|
value(configured before enabling the DMA channel).
|
||||||
|
[..] The following function can be used to read the Channel data counter value:
|
||||||
|
(+) uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx).
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Sets the number of data units in the current DMAy Channelx transfer.
|
||||||
|
* @param DMAy_Channelx: where y can be 1 to select the DMA and x can be
|
||||||
|
* 1 to 7 for DMA1 to select the DMA Channel.
|
||||||
|
* @note Channel 6 and 7 are available only for STM32F072 devices.
|
||||||
|
* @param DataNumber: The number of data units in the current DMAy Channelx
|
||||||
|
* transfer.
|
||||||
|
* @note This function can only be used when the DMAy_Channelx is disabled.
|
||||||
|
* @retval None.
|
||||||
|
*/
|
||||||
|
void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
|
||||||
|
|
||||||
|
/*--------------------------- DMAy Channelx CNDTR Configuration --------------*/
|
||||||
|
/* Write to DMAy Channelx CNDTR */
|
||||||
|
DMAy_Channelx->CNDTR = DataNumber;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Returns the number of remaining data units in the current
|
||||||
|
* DMAy Channelx transfer.
|
||||||
|
* @param DMAy_Channelx: where y can be 1 to select the DMA and
|
||||||
|
* x can be 1 to 7 for DMA1 to select the DMA Channel.
|
||||||
|
* @note Channel 6 and 7 are available only for STM32F072 devices.
|
||||||
|
* @retval The number of remaining data units in the current DMAy Channelx
|
||||||
|
* transfer.
|
||||||
|
*/
|
||||||
|
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
|
||||||
|
/* Return the number of remaining data units for DMAy Channelx */
|
||||||
|
return ((uint16_t)(DMAy_Channelx->CNDTR));
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_Group3 Interrupts and flags management functions
|
||||||
|
* @brief Interrupts and flags management functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Interrupts and flags management functions #####
|
||||||
|
===============================================================================
|
||||||
|
[..] This subsection provides functions allowing to configure the DMA Interrupts
|
||||||
|
sources and check or clear the flags or pending bits status.
|
||||||
|
The user should identify which mode will be used in his application to manage
|
||||||
|
the DMA controller events: Polling mode or Interrupt mode.
|
||||||
|
*** Polling Mode ***
|
||||||
|
====================
|
||||||
|
[..] Each DMA channel can be managed through 4 event Flags:(y : DMA Controller
|
||||||
|
number x : DMA channel number ).
|
||||||
|
(#) DMAy_FLAG_TCx : to indicate that a Transfer Complete event occurred.
|
||||||
|
(#) DMAy_FLAG_HTx : to indicate that a Half-Transfer Complete event occurred.
|
||||||
|
(#) DMAy_FLAG_TEx : to indicate that a Transfer Error occurred.
|
||||||
|
(#) DMAy_FLAG_GLx : to indicate that at least one of the events described
|
||||||
|
above occurred.
|
||||||
|
-@- Clearing DMAy_FLAG_GLx results in clearing all other pending flags of the
|
||||||
|
same channel (DMAy_FLAG_TCx, DMAy_FLAG_HTx and DMAy_FLAG_TEx).
|
||||||
|
[..]In this Mode it is advised to use the following functions:
|
||||||
|
(+) FlagStatus DMA_GetFlagStatus(uint32_t DMA_FLAG);
|
||||||
|
(+) void DMA_ClearFlag(uint32_t DMA_FLAG);
|
||||||
|
|
||||||
|
*** Interrupt Mode ***
|
||||||
|
======================
|
||||||
|
[..] Each DMA channel can be managed through 4 Interrupts:
|
||||||
|
(+) Interrupt Source
|
||||||
|
(##) DMA_IT_TC: specifies the interrupt source for the Transfer Complete
|
||||||
|
event.
|
||||||
|
(##) DMA_IT_HT : specifies the interrupt source for the Half-transfer Complete
|
||||||
|
event.
|
||||||
|
(##) DMA_IT_TE : specifies the interrupt source for the transfer errors event.
|
||||||
|
(##) DMA_IT_GL : to indicate that at least one of the interrupts described
|
||||||
|
above occurred.
|
||||||
|
-@@- Clearing DMA_IT_GL interrupt results in clearing all other interrupts of
|
||||||
|
the same channel (DMA_IT_TCx, DMA_IT_HT and DMA_IT_TE).
|
||||||
|
[..]In this Mode it is advised to use the following functions:
|
||||||
|
(+) void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT,
|
||||||
|
FunctionalState NewState);
|
||||||
|
(+) ITStatus DMA_GetITStatus(uint32_t DMA_IT);
|
||||||
|
(+) void DMA_ClearITPendingBit(uint32_t DMA_IT);
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the specified DMAy Channelx interrupts.
|
||||||
|
* @param DMAy_Channelx: where y can be 1 to select the DMA and
|
||||||
|
* x can be 1 to 7 for DMA1 to select the DMA Channel.
|
||||||
|
* @note Channel 6 and 7 are available only for STM32F072 devices.
|
||||||
|
* @param DMA_IT: specifies the DMA interrupts sources to be enabled
|
||||||
|
* or disabled.
|
||||||
|
* This parameter can be any combination of the following values:
|
||||||
|
* @arg DMA_IT_TC: Transfer complete interrupt mask
|
||||||
|
* @arg DMA_IT_HT: Half transfer interrupt mask
|
||||||
|
* @arg DMA_IT_TE: Transfer error interrupt mask
|
||||||
|
* @param NewState: new state of the specified DMA interrupts.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
|
||||||
|
assert_param(IS_DMA_CONFIG_IT(DMA_IT));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the selected DMA interrupts */
|
||||||
|
DMAy_Channelx->CCR |= DMA_IT;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the selected DMA interrupts */
|
||||||
|
DMAy_Channelx->CCR &= ~DMA_IT;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the specified DMAy Channelx flag is set or not.
|
||||||
|
* @param DMA_FLAG: specifies the flag to check.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag.
|
||||||
|
* @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag.
|
||||||
|
* @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag.
|
||||||
|
* @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag.
|
||||||
|
* @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag.
|
||||||
|
* @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag.
|
||||||
|
* @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag.
|
||||||
|
* @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag.
|
||||||
|
* @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag.
|
||||||
|
* @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag.
|
||||||
|
* @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag.
|
||||||
|
* @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag.
|
||||||
|
* @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag.
|
||||||
|
* @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag.
|
||||||
|
* @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag.
|
||||||
|
* @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag.
|
||||||
|
* @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag.
|
||||||
|
* @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag.
|
||||||
|
* @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag.
|
||||||
|
* @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag.
|
||||||
|
* @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag, applicable only for STM32F072 devices.
|
||||||
|
* @note The Global flag (DMAy_FLAG_GLx) is set whenever any of the other flags
|
||||||
|
* relative to the same channel is set (Transfer Complete, Half-transfer
|
||||||
|
* Complete or Transfer Error flags: DMAy_FLAG_TCx, DMAy_FLAG_HTx or
|
||||||
|
* DMAy_FLAG_TEx).
|
||||||
|
*
|
||||||
|
* @retval The new state of DMA_FLAG (SET or RESET).
|
||||||
|
*/
|
||||||
|
FlagStatus DMA_GetFlagStatus(uint32_t DMA_FLAG)
|
||||||
|
{
|
||||||
|
FlagStatus bitstatus = RESET;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DMA_GET_FLAG(DMA_FLAG));
|
||||||
|
|
||||||
|
/* Check the status of the specified DMA flag */
|
||||||
|
if ((DMA1->ISR & DMA_FLAG) != (uint32_t)RESET)
|
||||||
|
{
|
||||||
|
/* DMA_FLAG is set */
|
||||||
|
bitstatus = SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* DMA_FLAG is reset */
|
||||||
|
bitstatus = RESET;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Return the DMA_FLAG status */
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the DMAy Channelx's pending flags.
|
||||||
|
* @param DMA_FLAG: specifies the flag to clear.
|
||||||
|
* This parameter can be any combination (for the same DMA) of the following values:
|
||||||
|
* @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag.
|
||||||
|
* @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag.
|
||||||
|
* @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag.
|
||||||
|
* @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag.
|
||||||
|
* @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag.
|
||||||
|
* @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag.
|
||||||
|
* @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag.
|
||||||
|
* @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag.
|
||||||
|
* @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag.
|
||||||
|
* @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag.
|
||||||
|
* @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag.
|
||||||
|
* @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag.
|
||||||
|
* @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag.
|
||||||
|
* @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag.
|
||||||
|
* @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag.
|
||||||
|
* @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag.
|
||||||
|
* @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag.
|
||||||
|
* @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag.
|
||||||
|
* @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag.
|
||||||
|
* @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag.
|
||||||
|
* @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag, applicable only for STM32F072 devices.
|
||||||
|
*
|
||||||
|
* @note Clearing the Global flag (DMAy_FLAG_GLx) results in clearing all other flags
|
||||||
|
* relative to the same channel (Transfer Complete, Half-transfer Complete and
|
||||||
|
* Transfer Error flags: DMAy_FLAG_TCx, DMAy_FLAG_HTx and DMAy_FLAG_TEx).
|
||||||
|
*
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DMA_ClearFlag(uint32_t DMA_FLAG)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));
|
||||||
|
|
||||||
|
/* Clear the selected DMA flags */
|
||||||
|
DMA1->IFCR = DMA_FLAG;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the specified DMAy Channelx interrupt has occurred or not.
|
||||||
|
* @param DMA_IT: specifies the DMA interrupt source to check.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt.
|
||||||
|
* @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt.
|
||||||
|
* @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt.
|
||||||
|
* @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt.
|
||||||
|
* @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt.
|
||||||
|
* @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt.
|
||||||
|
* @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt.
|
||||||
|
* @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt.
|
||||||
|
* @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt.
|
||||||
|
* @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt.
|
||||||
|
* @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt.
|
||||||
|
* @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt.
|
||||||
|
* @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt.
|
||||||
|
* @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt.
|
||||||
|
* @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt.
|
||||||
|
* @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt.
|
||||||
|
* @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt.
|
||||||
|
* @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt.
|
||||||
|
* @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt.
|
||||||
|
* @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt.
|
||||||
|
* @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt, applicable only for STM32F072 devices.
|
||||||
|
*
|
||||||
|
* @note The Global interrupt (DMAy_FLAG_GLx) is set whenever any of the other
|
||||||
|
* interrupts relative to the same channel is set (Transfer Complete,
|
||||||
|
* Half-transfer Complete or Transfer Error interrupts: DMAy_IT_TCx,
|
||||||
|
* DMAy_IT_HTx or DMAy_IT_TEx).
|
||||||
|
*
|
||||||
|
* @retval The new state of DMA_IT (SET or RESET).
|
||||||
|
*/
|
||||||
|
ITStatus DMA_GetITStatus(uint32_t DMA_IT)
|
||||||
|
{
|
||||||
|
ITStatus bitstatus = RESET;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DMA_GET_IT(DMA_IT));
|
||||||
|
|
||||||
|
/* Check the status of the specified DMA interrupt */
|
||||||
|
if ((DMA1->ISR & DMA_IT) != (uint32_t)RESET)
|
||||||
|
{
|
||||||
|
/* DMA_IT is set */
|
||||||
|
bitstatus = SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* DMA_IT is reset */
|
||||||
|
bitstatus = RESET;
|
||||||
|
}
|
||||||
|
/* Return the DMA_IT status */
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the DMAy Channelx's interrupt pending bits.
|
||||||
|
* @param DMA_IT: specifies the DMA interrupt pending bit to clear.
|
||||||
|
* This parameter can be any combination (for the same DMA) of the following values:
|
||||||
|
* @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt.
|
||||||
|
* @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt.
|
||||||
|
* @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt.
|
||||||
|
* @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt.
|
||||||
|
* @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt.
|
||||||
|
* @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt.
|
||||||
|
* @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt.
|
||||||
|
* @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt.
|
||||||
|
* @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt.
|
||||||
|
* @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt.
|
||||||
|
* @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt.
|
||||||
|
* @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt.
|
||||||
|
* @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt.
|
||||||
|
* @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt.
|
||||||
|
* @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt.
|
||||||
|
* @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt.
|
||||||
|
* @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt.
|
||||||
|
* @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt.
|
||||||
|
* @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt.
|
||||||
|
* @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt.
|
||||||
|
* @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt, applicable only for STM32F072 devices.
|
||||||
|
* @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt, applicable only for STM32F072 devices.
|
||||||
|
*
|
||||||
|
* @note Clearing the Global interrupt (DMAy_IT_GLx) results in clearing all other
|
||||||
|
* interrupts relative to the same channel (Transfer Complete, Half-transfer
|
||||||
|
* Complete and Transfer Error interrupts: DMAy_IT_TCx, DMAy_IT_HTx and
|
||||||
|
* DMAy_IT_TEx).
|
||||||
|
*
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void DMA_ClearITPendingBit(uint32_t DMA_IT)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_DMA_CLEAR_IT(DMA_IT));
|
||||||
|
|
||||||
|
/* Clear the selected DMA interrupt pending bits */
|
||||||
|
DMA1->IFCR = DMA_IT;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,314 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_exti.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of the EXTI peripheral:
|
||||||
|
* + Initialization and Configuration
|
||||||
|
* + Interrupts and flags management
|
||||||
|
*
|
||||||
|
* @verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### EXTI features #####
|
||||||
|
==============================================================================
|
||||||
|
[..] External interrupt/event lines are mapped as following:
|
||||||
|
(#) All available GPIO pins are connected to the 16 external
|
||||||
|
interrupt/event lines from EXTI0 to EXTI15.
|
||||||
|
(#) EXTI line 16 is connected to the PVD output, not applicable for STM32F030 devices.
|
||||||
|
(#) EXTI line 17 is connected to the RTC Alarm event.
|
||||||
|
(#) EXTI line 18 is connected to the RTC Alarm event, applicable only for STM32F072 devices.
|
||||||
|
(#) EXTI line 19 is connected to the RTC Tamper and TimeStamp events.
|
||||||
|
(#) EXTI line 20 is connected to the RTC wakeup event, applicable only for STM32F072 devices.
|
||||||
|
(#) EXTI line 21 is connected to the Comparator 1 wakeup event, applicable only for STM32F051 and STM32F072 devices.
|
||||||
|
(#) EXTI line 22 is connected to the Comparator 2 wakeup event, applicable only for STM32F051 and STM32F072 devices.
|
||||||
|
(#) EXTI line 23 is connected to the I2C1 wakeup event, not applicable for STM32F030 devices.
|
||||||
|
(#) EXTI line 25 is connected to the USART1 wakeup event, not applicable for STM32F030 devices.
|
||||||
|
(#) EXTI line 26 is connected to the USART2 wakeup event, applicable only for STM32F072 devices.
|
||||||
|
(#) EXTI line 27 is connected to the CEC wakeup event, applicable only for STM32F051 and STM32F072 devices.
|
||||||
|
(#) EXTI line 31 is connected to the VDD USB monitor event, applicable only for STM32F072 devices.
|
||||||
|
|
||||||
|
##### How to use this driver #####
|
||||||
|
==============================================================================
|
||||||
|
[..] In order to use an I/O pin as an external interrupt source, follow
|
||||||
|
steps below:
|
||||||
|
(#) Configure the I/O in input mode using GPIO_Init()
|
||||||
|
(#) Select the input source pin for the EXTI line using
|
||||||
|
SYSCFG_EXTILineConfig().
|
||||||
|
(#) Select the mode(interrupt, event) and configure the trigger selection
|
||||||
|
(Rising, falling or both) using EXTI_Init(). For the internal interrupt,
|
||||||
|
the trigger selection is not needed( the active edge is always the rising one).
|
||||||
|
(#) Configure NVIC IRQ channel mapped to the EXTI line using NVIC_Init().
|
||||||
|
(#) Optionally, you can generate a software interrupt using the function EXTI_GenerateSWInterrupt().
|
||||||
|
[..]
|
||||||
|
(@) SYSCFG APB clock must be enabled to get write access to SYSCFG_EXTICRx
|
||||||
|
registers using RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
|
||||||
|
@endverbatim
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_exti.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup EXTI
|
||||||
|
* @brief EXTI driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
#define EXTI_LINENONE ((uint32_t)0x00000) /* No interrupt selected */
|
||||||
|
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup EXTI_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup EXTI_Group1 Initialization and Configuration functions
|
||||||
|
* @brief Initialization and Configuration functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### Initialization and Configuration functions #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Deinitializes the EXTI peripheral registers to their default reset
|
||||||
|
* values.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void EXTI_DeInit(void)
|
||||||
|
{
|
||||||
|
EXTI->IMR = 0x0F940000;
|
||||||
|
EXTI->EMR = 0x00000000;
|
||||||
|
EXTI->RTSR = 0x00000000;
|
||||||
|
EXTI->FTSR = 0x00000000;
|
||||||
|
EXTI->PR = 0x006BFFFF;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Initializes the EXTI peripheral according to the specified
|
||||||
|
* parameters in the EXTI_InitStruct.
|
||||||
|
* @param EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure that
|
||||||
|
* contains the configuration information for the EXTI peripheral.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
|
||||||
|
{
|
||||||
|
uint32_t tmp = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
|
||||||
|
assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
|
||||||
|
assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));
|
||||||
|
|
||||||
|
tmp = (uint32_t)EXTI_BASE;
|
||||||
|
|
||||||
|
if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
|
||||||
|
{
|
||||||
|
/* Clear EXTI line configuration */
|
||||||
|
EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
|
||||||
|
EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
|
||||||
|
|
||||||
|
tmp += EXTI_InitStruct->EXTI_Mode;
|
||||||
|
|
||||||
|
*(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
|
||||||
|
|
||||||
|
/* Clear Rising Falling edge configuration */
|
||||||
|
EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
|
||||||
|
EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
|
||||||
|
|
||||||
|
/* Select the trigger for the selected interrupts */
|
||||||
|
if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
|
||||||
|
{
|
||||||
|
/* Rising Falling edge */
|
||||||
|
EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
|
||||||
|
EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
tmp = (uint32_t)EXTI_BASE;
|
||||||
|
tmp += EXTI_InitStruct->EXTI_Trigger;
|
||||||
|
|
||||||
|
*(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
tmp += EXTI_InitStruct->EXTI_Mode;
|
||||||
|
|
||||||
|
/* Disable the selected external lines */
|
||||||
|
*(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Fills each EXTI_InitStruct member with its reset value.
|
||||||
|
* @param EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
|
||||||
|
* be initialized.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
|
||||||
|
{
|
||||||
|
EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
|
||||||
|
EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
|
||||||
|
EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
|
||||||
|
EXTI_InitStruct->EXTI_LineCmd = DISABLE;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Generates a Software interrupt on selected EXTI line.
|
||||||
|
* @param EXTI_Line: specifies the EXTI line on which the software interrupt
|
||||||
|
* will be generated.
|
||||||
|
* This parameter can be any combination of EXTI_Linex where x can be (0..27).
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_EXTI_LINE(EXTI_Line));
|
||||||
|
|
||||||
|
EXTI->SWIER |= EXTI_Line;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup EXTI_Group2 Interrupts and flags management functions
|
||||||
|
* @brief Interrupts and flags management functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### Interrupts and flags management functions #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the specified EXTI line flag is set or not.
|
||||||
|
* @param EXTI_Line: specifies the EXTI line flag to check.
|
||||||
|
* This parameter can be EXTI_Linex where x can be (0..27).
|
||||||
|
* @retval The new state of EXTI_Line (SET or RESET).
|
||||||
|
*/
|
||||||
|
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
|
||||||
|
{
|
||||||
|
FlagStatus bitstatus = RESET;
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GET_EXTI_LINE(EXTI_Line));
|
||||||
|
|
||||||
|
if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
|
||||||
|
{
|
||||||
|
bitstatus = SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
bitstatus = RESET;
|
||||||
|
}
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the EXTI's line pending flags.
|
||||||
|
* @param EXTI_Line: specifies the EXTI lines flags to clear.
|
||||||
|
* This parameter can be any combination of EXTI_Linex where x can be (0..27).
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void EXTI_ClearFlag(uint32_t EXTI_Line)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_EXTI_LINE(EXTI_Line));
|
||||||
|
|
||||||
|
EXTI->PR = EXTI_Line;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the specified EXTI line is asserted or not.
|
||||||
|
* @param EXTI_Line: specifies the EXTI line to check.
|
||||||
|
* This parameter can be EXTI_Linex where x can be (0..27).
|
||||||
|
* @retval The new state of EXTI_Line (SET or RESET).
|
||||||
|
*/
|
||||||
|
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
|
||||||
|
{
|
||||||
|
ITStatus bitstatus = RESET;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GET_EXTI_LINE(EXTI_Line));
|
||||||
|
|
||||||
|
if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
|
||||||
|
{
|
||||||
|
bitstatus = SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
bitstatus = RESET;
|
||||||
|
}
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the EXTI's line pending bits.
|
||||||
|
* @param EXTI_Line: specifies the EXTI lines to clear.
|
||||||
|
* This parameter can be any combination of EXTI_Linex where x can be (0..27).
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_EXTI_LINE(EXTI_Line));
|
||||||
|
|
||||||
|
EXTI->PR = EXTI_Line;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,540 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_gpio.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of the GPIO peripheral:
|
||||||
|
* + Initialization and Configuration functions
|
||||||
|
* + GPIO Read and Write functions
|
||||||
|
* + GPIO Alternate functions configuration functions
|
||||||
|
*
|
||||||
|
* @verbatim
|
||||||
|
*
|
||||||
|
*
|
||||||
|
===========================================================================
|
||||||
|
##### How to use this driver #####
|
||||||
|
===========================================================================
|
||||||
|
[..]
|
||||||
|
(#) Enable the GPIO AHB clock using RCC_AHBPeriphClockCmd()
|
||||||
|
(#) Configure the GPIO pin(s) using GPIO_Init()
|
||||||
|
Four possible configuration are available for each pin:
|
||||||
|
(++) Input: Floating, Pull-up, Pull-down.
|
||||||
|
(++) Output: Push-Pull (Pull-up, Pull-down or no Pull)
|
||||||
|
Open Drain (Pull-up, Pull-down or no Pull).
|
||||||
|
In output mode, the speed is configurable: Low, Medium, Fast or High.
|
||||||
|
(++) Alternate Function: Push-Pull (Pull-up, Pull-down or no Pull)
|
||||||
|
Open Drain (Pull-up, Pull-down or no Pull).
|
||||||
|
(++) Analog: required mode when a pin is to be used as ADC channel,
|
||||||
|
DAC output or comparator input.
|
||||||
|
(#) Peripherals alternate function:
|
||||||
|
(++) For ADC, DAC and comparators, configure the desired pin in analog
|
||||||
|
mode using GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AN
|
||||||
|
(++) For other peripherals (TIM, USART...):
|
||||||
|
(+++) Connect the pin to the desired peripherals' Alternate
|
||||||
|
Function (AF) using GPIO_PinAFConfig() function. For PortC,
|
||||||
|
PortD and PortF, no configuration is needed.
|
||||||
|
(+++) Configure the desired pin in alternate function mode using
|
||||||
|
GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF
|
||||||
|
(+++) Select the type, pull-up/pull-down and output speed via
|
||||||
|
GPIO_PuPd, GPIO_OType and GPIO_Speed members
|
||||||
|
(+++) Call GPIO_Init() function
|
||||||
|
(#) To get the level of a pin configured in input mode use GPIO_ReadInputDataBit()
|
||||||
|
(#) To set/reset the level of a pin configured in output mode use
|
||||||
|
GPIO_SetBits()/GPIO_ResetBits()
|
||||||
|
(#) During and just after reset, the alternate functions are not active and
|
||||||
|
the GPIO pins are configured in input floating mode (except JTAG pins).
|
||||||
|
(#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as
|
||||||
|
general-purpose (PC14 and PC15, respectively) when the LSE oscillator
|
||||||
|
is off. The LSE has priority over the GPIO function.
|
||||||
|
(#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as general-purpose
|
||||||
|
PD0 and PD1, respectively, when the HSE oscillator is off. The HSE has
|
||||||
|
priority over the GPIO function.
|
||||||
|
@endverbatim
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_gpio.h"
|
||||||
|
#include "stm32f0xx_rcc.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO
|
||||||
|
* @brief GPIO driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_Group1 Initialization and Configuration
|
||||||
|
* @brief Initialization and Configuration
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Initialization and Configuration #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Deinitializes the GPIOx peripheral registers to their default reset
|
||||||
|
* values.
|
||||||
|
* @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
|
||||||
|
* @note GPIOE is available only for STM32F072.
|
||||||
|
* @note GPIOD is not available for STM32F031.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
|
||||||
|
|
||||||
|
if(GPIOx == GPIOA)
|
||||||
|
{
|
||||||
|
RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, ENABLE);
|
||||||
|
RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOA, DISABLE);
|
||||||
|
}
|
||||||
|
else if(GPIOx == GPIOB)
|
||||||
|
{
|
||||||
|
RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, ENABLE);
|
||||||
|
RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOB, DISABLE);
|
||||||
|
}
|
||||||
|
else if(GPIOx == GPIOC)
|
||||||
|
{
|
||||||
|
RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, ENABLE);
|
||||||
|
RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOC, DISABLE);
|
||||||
|
}
|
||||||
|
else if(GPIOx == GPIOD)
|
||||||
|
{
|
||||||
|
RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, ENABLE);
|
||||||
|
RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOD, DISABLE);
|
||||||
|
}
|
||||||
|
else if(GPIOx == GPIOE)
|
||||||
|
{
|
||||||
|
RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOE, ENABLE);
|
||||||
|
RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOE, DISABLE);
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
if(GPIOx == GPIOF)
|
||||||
|
{
|
||||||
|
RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, ENABLE);
|
||||||
|
RCC_AHBPeriphResetCmd(RCC_AHBPeriph_GPIOF, DISABLE);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Initializes the GPIOx peripheral according to the specified
|
||||||
|
* parameters in the GPIO_InitStruct.
|
||||||
|
* @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
|
||||||
|
* @note GPIOE is available only for STM32F072.
|
||||||
|
* @note GPIOD is not available for STM32F031.
|
||||||
|
* @param GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
|
||||||
|
* the configuration information for the specified GPIO peripheral.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
|
||||||
|
{
|
||||||
|
uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
|
||||||
|
assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));
|
||||||
|
assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
|
||||||
|
assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));
|
||||||
|
|
||||||
|
/*-------------------------- Configure the port pins -----------------------*/
|
||||||
|
/*-- GPIO Mode Configuration --*/
|
||||||
|
for (pinpos = 0x00; pinpos < 0x10; pinpos++)
|
||||||
|
{
|
||||||
|
pos = ((uint32_t)0x01) << pinpos;
|
||||||
|
|
||||||
|
/* Get the port pins position */
|
||||||
|
currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
|
||||||
|
|
||||||
|
if (currentpin == pos)
|
||||||
|
{
|
||||||
|
if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
|
||||||
|
{
|
||||||
|
/* Check Speed mode parameters */
|
||||||
|
assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
|
||||||
|
|
||||||
|
/* Speed mode configuration */
|
||||||
|
GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
|
||||||
|
GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
|
||||||
|
|
||||||
|
/* Check Output mode parameters */
|
||||||
|
assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));
|
||||||
|
|
||||||
|
/* Output mode configuration */
|
||||||
|
GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
|
||||||
|
GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
|
||||||
|
}
|
||||||
|
|
||||||
|
GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
|
||||||
|
|
||||||
|
GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
|
||||||
|
|
||||||
|
/* Pull-up Pull down resistor configuration */
|
||||||
|
GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
|
||||||
|
GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
|
||||||
|
}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Fills each GPIO_InitStruct member with its default value.
|
||||||
|
* @param GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will
|
||||||
|
* be initialized.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
|
||||||
|
{
|
||||||
|
/* Reset GPIO init structure parameters values */
|
||||||
|
GPIO_InitStruct->GPIO_Pin = GPIO_Pin_All;
|
||||||
|
GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
|
||||||
|
GPIO_InitStruct->GPIO_Speed = GPIO_Speed_Level_2;
|
||||||
|
GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
|
||||||
|
GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Locks GPIO Pins configuration registers.
|
||||||
|
* @note The locked registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR,
|
||||||
|
* GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH.
|
||||||
|
* @note The configuration of the locked GPIO pins can no longer be modified
|
||||||
|
* until the next device reset.
|
||||||
|
* @param GPIOx: where x can be (A or B) to select the GPIO peripheral.
|
||||||
|
* @param GPIO_Pin: specifies the port bit to be written.
|
||||||
|
* This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
|
||||||
|
{
|
||||||
|
__IO uint32_t tmp = 0x00010000;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GPIO_LIST_PERIPH(GPIOx));
|
||||||
|
assert_param(IS_GPIO_PIN(GPIO_Pin));
|
||||||
|
|
||||||
|
tmp |= GPIO_Pin;
|
||||||
|
/* Set LCKK bit */
|
||||||
|
GPIOx->LCKR = tmp;
|
||||||
|
/* Reset LCKK bit */
|
||||||
|
GPIOx->LCKR = GPIO_Pin;
|
||||||
|
/* Set LCKK bit */
|
||||||
|
GPIOx->LCKR = tmp;
|
||||||
|
/* Read LCKK bit */
|
||||||
|
tmp = GPIOx->LCKR;
|
||||||
|
/* Read LCKK bit */
|
||||||
|
tmp = GPIOx->LCKR;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_Group2 GPIO Read and Write
|
||||||
|
* @brief GPIO Read and Write
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### GPIO Read and Write #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Reads the specified input port pin.
|
||||||
|
* @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
|
||||||
|
* @note GPIOE is available only for STM32F072.
|
||||||
|
* @note GPIOD is not available for STM32F031.
|
||||||
|
* @param GPIO_Pin: specifies the port bit to read.
|
||||||
|
* @note This parameter can be GPIO_Pin_x where x can be:
|
||||||
|
* For STM32F051 and STM32F030: (0..15) for GPIOA, GPIOB, GPIOC, (2) for GPIOD and (0..1, 4..7) for GIIOF.
|
||||||
|
* For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
|
||||||
|
* For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF.
|
||||||
|
* @retval The input port pin value.
|
||||||
|
*/
|
||||||
|
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
|
||||||
|
{
|
||||||
|
uint8_t bitstatus = 0x00;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
|
||||||
|
assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
|
||||||
|
|
||||||
|
if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
|
||||||
|
{
|
||||||
|
bitstatus = (uint8_t)Bit_SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
bitstatus = (uint8_t)Bit_RESET;
|
||||||
|
}
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Reads the specified input port pin.
|
||||||
|
* @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
|
||||||
|
* @note GPIOE is available only for STM32F072.
|
||||||
|
* @note GPIOD is not available for STM32F031.
|
||||||
|
* @retval The input port pin value.
|
||||||
|
*/
|
||||||
|
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
|
||||||
|
|
||||||
|
return ((uint16_t)GPIOx->IDR);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Reads the specified output data port bit.
|
||||||
|
* @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
|
||||||
|
* @note GPIOE is available only for STM32F072.
|
||||||
|
* @note GPIOD is not available for STM32F031.
|
||||||
|
* @param GPIO_Pin: Specifies the port bit to read.
|
||||||
|
* @note This parameter can be GPIO_Pin_x where x can be:
|
||||||
|
* For STM32F051 and STM32F030: (0..15) for GPIOA, GPIOB, GPIOC, (2) for GPIOD and (0..1, 4..7) for GIIOF.
|
||||||
|
* For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
|
||||||
|
* For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF.
|
||||||
|
* @retval The output port pin value.
|
||||||
|
*/
|
||||||
|
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
|
||||||
|
{
|
||||||
|
uint8_t bitstatus = 0x00;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
|
||||||
|
assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
|
||||||
|
|
||||||
|
if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
|
||||||
|
{
|
||||||
|
bitstatus = (uint8_t)Bit_SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
bitstatus = (uint8_t)Bit_RESET;
|
||||||
|
}
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Reads the specified GPIO output data port.
|
||||||
|
* @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
|
||||||
|
* @note GPIOE is available only for STM32F072.
|
||||||
|
* @note GPIOD is not available for STM32F031.
|
||||||
|
* @retval GPIO output data port value.
|
||||||
|
*/
|
||||||
|
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
|
||||||
|
|
||||||
|
return ((uint16_t)GPIOx->ODR);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Sets the selected data port bits.
|
||||||
|
* @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
|
||||||
|
* @note GPIOE is available only for STM32F072.
|
||||||
|
* @note GPIOD is not available for STM32F031.
|
||||||
|
* @param GPIO_Pin: specifies the port bits to be written.
|
||||||
|
* @note This parameter can be GPIO_Pin_x where x can be:
|
||||||
|
* For STM32F051 and STM32F030: (0..15) for GPIOA, GPIOB, GPIOC, (2) for GPIOD and (0..1, 4..7) for GIIOF.
|
||||||
|
* For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
|
||||||
|
* For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
|
||||||
|
assert_param(IS_GPIO_PIN(GPIO_Pin));
|
||||||
|
|
||||||
|
GPIOx->BSRR = GPIO_Pin;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the selected data port bits.
|
||||||
|
* @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
|
||||||
|
* @note GPIOE is available only for STM32F072.
|
||||||
|
* @note GPIOD is not available for STM32F031.
|
||||||
|
* @param GPIO_Pin: specifies the port bits to be written.
|
||||||
|
* @note This parameter can be GPIO_Pin_x where x can be:
|
||||||
|
* For STM32F051 and STM32F030: (0..15) for GPIOA, GPIOB, GPIOC, (2) for GPIOD and (0..1, 4..7) for GIIOF.
|
||||||
|
* For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
|
||||||
|
* For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
|
||||||
|
assert_param(IS_GPIO_PIN(GPIO_Pin));
|
||||||
|
|
||||||
|
GPIOx->BRR = GPIO_Pin;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Sets or clears the selected data port bit.
|
||||||
|
* @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
|
||||||
|
* @note GPIOE is available only for STM32F072.
|
||||||
|
* @note GPIOD is not available for STM32F031.
|
||||||
|
* @param GPIO_Pin: specifies the port bit to be written.
|
||||||
|
* @param BitVal: specifies the value to be written to the selected bit.
|
||||||
|
* This parameter can be one of the BitAction enumeration values:
|
||||||
|
* @arg Bit_RESET: to clear the port pin
|
||||||
|
* @arg Bit_SET: to set the port pin
|
||||||
|
* @note This parameter can be GPIO_Pin_x where x can be:
|
||||||
|
* For STM32F051 and STM32F030: (0..15) for GPIOA, GPIOB, GPIOC, (2) for GPIOD and (0..1, 4..7) for GIIOF.
|
||||||
|
* For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
|
||||||
|
* For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
|
||||||
|
assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
|
||||||
|
assert_param(IS_GPIO_BIT_ACTION(BitVal));
|
||||||
|
|
||||||
|
if (BitVal != Bit_RESET)
|
||||||
|
{
|
||||||
|
GPIOx->BSRR = GPIO_Pin;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
GPIOx->BRR = GPIO_Pin ;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Writes data to the specified GPIO data port.
|
||||||
|
* @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
|
||||||
|
* @note GPIOE is available only for STM32F072.
|
||||||
|
* @note GPIOD is not available for STM32F031.
|
||||||
|
* @param PortVal: specifies the value to be written to the port output data register.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
|
||||||
|
|
||||||
|
GPIOx->ODR = PortVal;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_Group3 GPIO Alternate functions configuration functions
|
||||||
|
* @brief GPIO Alternate functions configuration functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### GPIO Alternate functions configuration functions #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Writes data to the specified GPIO data port.
|
||||||
|
* @param GPIOx: where x can be (A, B, C, D, E or F) to select the GPIO peripheral.
|
||||||
|
* @note GPIOC, GPIOD, GPIOE and GPIOF are available only for STM32F072.
|
||||||
|
* @param GPIO_PinSource: specifies the pin for the Alternate function.
|
||||||
|
* This parameter can be GPIO_PinSourcex where x can be (0..15) for GPIOA, GPIOB, GPIOD, GPIOE
|
||||||
|
* and (0..12) for GPIOC and (0, 2..5, 9..10) for GPIOF.
|
||||||
|
* @param GPIO_AF: selects the pin to used as Alternate function.
|
||||||
|
* This parameter can be one of the following value:
|
||||||
|
* @arg GPIO_AF_0: WKUP, EVENTOUT, TIM15, SPI1, TIM17, MCO, SWDAT, SWCLK,
|
||||||
|
* TIM14, BOOT, USART1, CEC, IR_OUT, SPI2, TIM3, USART4,
|
||||||
|
* CAN, USART2, CRS, TIM16, TIM1, TS
|
||||||
|
* @arg GPIO_AF_1: USART2, CEC, TIM3, USART1, USART2, EVENTOUT, I2C1,
|
||||||
|
* I2C2, TIM15, SPI2, USART3, TS, SPI1
|
||||||
|
* @arg GPIO_AF_2: TIM2, TIM1, EVENTOUT, TIM16, TIM17, USB
|
||||||
|
* @arg GPIO_AF_3: TS, I2C1, TIM15, EVENTOUT
|
||||||
|
* @arg GPIO_AF_4: TIM14, USART4, USART3, CRS, CAN
|
||||||
|
* @arg GPIO_AF_5: TIM16, TIM17, TIM15, SPI2, I2C2
|
||||||
|
* @arg GPIO_AF_6: EVENTOUT
|
||||||
|
* @arg GPIO_AF_7: COMP1 OUT, COMP2 OUT
|
||||||
|
* @note The pin should already been configured in Alternate Function mode(AF)
|
||||||
|
* using GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF
|
||||||
|
* @note Refer to the Alternate function mapping table in the device datasheet
|
||||||
|
* for the detailed mapping of the system and peripherals'alternate
|
||||||
|
* function I/O pins.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
|
||||||
|
{
|
||||||
|
uint32_t temp = 0x00;
|
||||||
|
uint32_t temp_2 = 0x00;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
|
||||||
|
assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
|
||||||
|
assert_param(IS_GPIO_AF(GPIO_AF));
|
||||||
|
|
||||||
|
temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
|
||||||
|
GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
|
||||||
|
temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
|
||||||
|
GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,293 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_iwdg.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of the Independent watchdog (IWDG) peripheral:
|
||||||
|
* + Prescaler and Counter configuration
|
||||||
|
* + IWDG activation
|
||||||
|
* + Flag management
|
||||||
|
*
|
||||||
|
* @verbatim
|
||||||
|
*
|
||||||
|
==============================================================================
|
||||||
|
##### IWDG features #####
|
||||||
|
==============================================================================
|
||||||
|
[..] The IWDG can be started by either software or hardware (configurable
|
||||||
|
through option byte).
|
||||||
|
|
||||||
|
[..] The IWDG is clocked by its own dedicated low-speed clock (LSI) and
|
||||||
|
thus stays active even if the main clock fails.
|
||||||
|
Once the IWDG is started, the LSI is forced ON and cannot be disabled
|
||||||
|
(LSI cannot be disabled too), and the counter starts counting down from
|
||||||
|
the reset value of 0xFFF. When it reaches the end of count value (0x000)
|
||||||
|
a system reset is generated.
|
||||||
|
The IWDG counter should be reloaded at regular intervals to prevent
|
||||||
|
an MCU reset.
|
||||||
|
|
||||||
|
[..] The IWDG is implemented in the VDD voltage domain that is still functional
|
||||||
|
in STOP and STANDBY mode (IWDG reset can wake-up from STANDBY).
|
||||||
|
|
||||||
|
[..] IWDGRST flag in RCC_CSR register can be used to inform when a IWDG
|
||||||
|
reset occurs.
|
||||||
|
|
||||||
|
[..] Min-max timeout value @40KHz (LSI): ~0.1ms / ~28.3s
|
||||||
|
The IWDG timeout may vary due to LSI frequency dispersion. STM32F0xx
|
||||||
|
devices provide the capability to measure the LSI frequency (LSI clock
|
||||||
|
should be seleted as RTC clock which is internally connected to TIM10 CH1
|
||||||
|
input capture). The measured value can be used to have an IWDG timeout with
|
||||||
|
an acceptable accuracy.
|
||||||
|
For more information, please refer to the STM32F0xx Reference manual.
|
||||||
|
|
||||||
|
##### How to use this driver #####
|
||||||
|
==============================================================================
|
||||||
|
[..] This driver allows to use IWDG peripheral with either window option enabled
|
||||||
|
or disabled. To do so follow one of the two procedures below.
|
||||||
|
(#) Window option is enabled:
|
||||||
|
(++) Start the IWDG using IWDG_Enable() function, when the IWDG is used
|
||||||
|
in software mode (no need to enable the LSI, it will be enabled
|
||||||
|
by hardware).
|
||||||
|
(++) Enable write access to IWDG_PR and IWDG_RLR registers using
|
||||||
|
IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable) function.
|
||||||
|
(++) Configure the IWDG prescaler using IWDG_SetPrescaler() function.
|
||||||
|
(++) Configure the IWDG counter value using IWDG_SetReload() function.
|
||||||
|
This value will be loaded in the IWDG counter each time the counter
|
||||||
|
is reloaded, then the IWDG will start counting down from this value.
|
||||||
|
(++) Wait for the IWDG registers to be updated using IWDG_GetFlagStatus() function.
|
||||||
|
(++) Configure the IWDG refresh window using IWDG_SetWindowValue() function.
|
||||||
|
|
||||||
|
(#) Window option is disabled:
|
||||||
|
(++) Enable write access to IWDG_PR and IWDG_RLR registers using
|
||||||
|
IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable) function.
|
||||||
|
(++) Configure the IWDG prescaler using IWDG_SetPrescaler() function.
|
||||||
|
(++) Configure the IWDG counter value using IWDG_SetReload() function.
|
||||||
|
This value will be loaded in the IWDG counter each time the counter
|
||||||
|
is reloaded, then the IWDG will start counting down from this value.
|
||||||
|
(++) Wait for the IWDG registers to be updated using IWDG_GetFlagStatus() function.
|
||||||
|
(++) reload the IWDG counter at regular intervals during normal operation
|
||||||
|
to prevent an MCU reset, using IWDG_ReloadCounter() function.
|
||||||
|
(++) Start the IWDG using IWDG_Enable() function, when the IWDG is used
|
||||||
|
in software mode (no need to enable the LSI, it will be enabled
|
||||||
|
by hardware).
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_iwdg.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup IWDG
|
||||||
|
* @brief IWDG driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
/* ---------------------- IWDG registers bit mask ----------------------------*/
|
||||||
|
/* KR register bit mask */
|
||||||
|
#define KR_KEY_RELOAD ((uint16_t)0xAAAA)
|
||||||
|
#define KR_KEY_ENABLE ((uint16_t)0xCCCC)
|
||||||
|
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup IWDG_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup IWDG_Group1 Prescaler and Counter configuration functions
|
||||||
|
* @brief Prescaler and Counter configuration functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### Prescaler and Counter configuration functions #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables write access to IWDG_PR and IWDG_RLR registers.
|
||||||
|
* @param IWDG_WriteAccess: new state of write access to IWDG_PR and IWDG_RLR registers.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg IWDG_WriteAccess_Enable: Enable write access to IWDG_PR and IWDG_RLR registers
|
||||||
|
* @arg IWDG_WriteAccess_Disable: Disable write access to IWDG_PR and IWDG_RLR registers
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
|
||||||
|
IWDG->KR = IWDG_WriteAccess;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Sets IWDG Prescaler value.
|
||||||
|
* @param IWDG_Prescaler: specifies the IWDG Prescaler value.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg IWDG_Prescaler_4: IWDG prescaler set to 4
|
||||||
|
* @arg IWDG_Prescaler_8: IWDG prescaler set to 8
|
||||||
|
* @arg IWDG_Prescaler_16: IWDG prescaler set to 16
|
||||||
|
* @arg IWDG_Prescaler_32: IWDG prescaler set to 32
|
||||||
|
* @arg IWDG_Prescaler_64: IWDG prescaler set to 64
|
||||||
|
* @arg IWDG_Prescaler_128: IWDG prescaler set to 128
|
||||||
|
* @arg IWDG_Prescaler_256: IWDG prescaler set to 256
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
|
||||||
|
IWDG->PR = IWDG_Prescaler;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Sets IWDG Reload value.
|
||||||
|
* @param Reload: specifies the IWDG Reload value.
|
||||||
|
* This parameter must be a number between 0 and 0x0FFF.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void IWDG_SetReload(uint16_t Reload)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_IWDG_RELOAD(Reload));
|
||||||
|
IWDG->RLR = Reload;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Reloads IWDG counter with value defined in the reload register
|
||||||
|
* (write access to IWDG_PR and IWDG_RLR registers disabled).
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void IWDG_ReloadCounter(void)
|
||||||
|
{
|
||||||
|
IWDG->KR = KR_KEY_RELOAD;
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Sets the IWDG window value.
|
||||||
|
* @param WindowValue: specifies the window value to be compared to the downcounter.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void IWDG_SetWindowValue(uint16_t WindowValue)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_IWDG_WINDOW_VALUE(WindowValue));
|
||||||
|
IWDG->WINR = WindowValue;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup IWDG_Group2 IWDG activation function
|
||||||
|
* @brief IWDG activation function
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### IWDG activation function #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables IWDG (write access to IWDG_PR and IWDG_RLR registers disabled).
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void IWDG_Enable(void)
|
||||||
|
{
|
||||||
|
IWDG->KR = KR_KEY_ENABLE;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup IWDG_Group3 Flag management function
|
||||||
|
* @brief Flag management function
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### Flag management function #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the specified IWDG flag is set or not.
|
||||||
|
* @param IWDG_FLAG: specifies the flag to check.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg IWDG_FLAG_PVU: Prescaler Value Update on going
|
||||||
|
* @arg IWDG_FLAG_RVU: Reload Value Update on going
|
||||||
|
* @arg IWDG_FLAG_WVU: Counter Window Value Update on going
|
||||||
|
* @retval The new state of IWDG_FLAG (SET or RESET).
|
||||||
|
*/
|
||||||
|
FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
|
||||||
|
{
|
||||||
|
FlagStatus bitstatus = RESET;
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_IWDG_FLAG(IWDG_FLAG));
|
||||||
|
if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
|
||||||
|
{
|
||||||
|
bitstatus = SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
bitstatus = RESET;
|
||||||
|
}
|
||||||
|
/* Return the flag status */
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,167 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_misc.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides all the miscellaneous firmware functions (add-on
|
||||||
|
* to CMSIS functions).
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_misc.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup MISC
|
||||||
|
* @brief MISC driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup MISC_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/**
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
*******************************************************************************
|
||||||
|
##### Interrupts configuration functions #####
|
||||||
|
*******************************************************************************
|
||||||
|
[..] This section provide functions allowing to configure the NVIC interrupts
|
||||||
|
(IRQ). The Cortex-M0 exceptions are managed by CMSIS functions.
|
||||||
|
(#) Enable and Configure the priority of the selected IRQ Channels.
|
||||||
|
The priority can be 0..3.
|
||||||
|
|
||||||
|
-@- Lower priority values gives higher priority.
|
||||||
|
-@- Priority Order:
|
||||||
|
(#@) Lowest priority.
|
||||||
|
(#@) Lowest hardware priority (IRQn position).
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Initializes the NVIC peripheral according to the specified
|
||||||
|
* parameters in the NVIC_InitStruct.
|
||||||
|
* @param NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
|
||||||
|
* the configuration information for the specified NVIC peripheral.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
|
||||||
|
{
|
||||||
|
uint32_t tmppriority = 0x00;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
|
||||||
|
assert_param(IS_NVIC_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPriority));
|
||||||
|
|
||||||
|
if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
|
||||||
|
{
|
||||||
|
/* Compute the Corresponding IRQ Priority --------------------------------*/
|
||||||
|
tmppriority = NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel >> 0x02];
|
||||||
|
tmppriority &= (uint32_t)(~(((uint32_t)0xFF) << ((NVIC_InitStruct->NVIC_IRQChannel & 0x03) * 8)));
|
||||||
|
tmppriority |= (uint32_t)((((uint32_t)NVIC_InitStruct->NVIC_IRQChannelPriority << 6) & 0xFF) << ((NVIC_InitStruct->NVIC_IRQChannel & 0x03) * 8));
|
||||||
|
|
||||||
|
NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel >> 0x02] = tmppriority;
|
||||||
|
|
||||||
|
/* Enable the Selected IRQ Channels --------------------------------------*/
|
||||||
|
NVIC->ISER[0] = (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the Selected IRQ Channels -------------------------------------*/
|
||||||
|
NVIC->ICER[0] = (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Selects the condition for the system to enter low power mode.
|
||||||
|
* @param LowPowerMode: Specifies the new mode for the system to enter low power mode.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg NVIC_LP_SEVONPEND: Low Power SEV on Pend.
|
||||||
|
* @arg NVIC_LP_SLEEPDEEP: Low Power DEEPSLEEP request.
|
||||||
|
* @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
|
||||||
|
* @param NewState: new state of LP condition.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_NVIC_LP(LowPowerMode));
|
||||||
|
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
SCB->SCR |= LowPowerMode;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Configures the SysTick clock source.
|
||||||
|
* @param SysTick_CLKSource: specifies the SysTick clock source.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
|
||||||
|
* @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
|
||||||
|
|
||||||
|
if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
|
||||||
|
{
|
||||||
|
SysTick->CTRL |= SysTick_CLKSource_HCLK;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,566 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_pwr.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of the Power Controller (PWR) peripheral:
|
||||||
|
* + Backup Domain Access
|
||||||
|
* + PVD configuration
|
||||||
|
* + WakeUp pins configuration
|
||||||
|
* + Low Power modes configuration
|
||||||
|
* + Flags management
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_pwr.h"
|
||||||
|
#include "stm32f0xx_rcc.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup PWR
|
||||||
|
* @brief PWR driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/* ------------------ PWR registers bit mask ------------------------ */
|
||||||
|
|
||||||
|
/* CR register bit mask */
|
||||||
|
#define CR_DS_MASK ((uint32_t)0xFFFFFFFC)
|
||||||
|
#define CR_PLS_MASK ((uint32_t)0xFFFFFF1F)
|
||||||
|
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup PWR_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup PWR_Group1 Backup Domain Access function
|
||||||
|
* @brief Backup Domain Access function
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### Backup Domain Access function #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
[..] After reset, the Backup Domain Registers (RCC BDCR Register, RTC registers
|
||||||
|
and RTC backup registers) are protected against possible stray write accesses.
|
||||||
|
[..] To enable access to Backup domain use the PWR_BackupAccessCmd(ENABLE) function.
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Deinitializes the PWR peripheral registers to their default reset values.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void PWR_DeInit(void)
|
||||||
|
{
|
||||||
|
RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
|
||||||
|
RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables access to the Backup domain registers.
|
||||||
|
* @note If the HSE divided by 32 is used as the RTC clock, the
|
||||||
|
* Backup Domain Access should be kept enabled.
|
||||||
|
* @param NewState: new state of the access to the Backup domain registers.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void PWR_BackupAccessCmd(FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the Backup Domain Access */
|
||||||
|
PWR->CR |= PWR_CR_DBP;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the Backup Domain Access */
|
||||||
|
PWR->CR &= (uint32_t)~((uint32_t)PWR_CR_DBP);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup PWR_Group2 PVD configuration functions
|
||||||
|
* @brief PVD configuration functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### PVD configuration functions #####
|
||||||
|
==============================================================================
|
||||||
|
[..]
|
||||||
|
(+) The PVD is used to monitor the VDD power supply by comparing it to a threshold
|
||||||
|
selected by the PVD Level (PLS[2:0] bits in the PWR_CR).
|
||||||
|
(+) A PVDO flag is available to indicate if VDD/VDDA is higher or lower than the
|
||||||
|
PVD threshold. This event is internally connected to the EXTI line16
|
||||||
|
and can generate an interrupt if enabled through the EXTI registers.
|
||||||
|
(+) The PVD is stopped in Standby mode.
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Configures the voltage threshold detected by the Power Voltage Detector(PVD).
|
||||||
|
* @note This function is not applicable for STM32F030 devices.
|
||||||
|
* @param PWR_PVDLevel: specifies the PVD detection level
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg PWR_PVDLevel_0
|
||||||
|
* @arg PWR_PVDLevel_1
|
||||||
|
* @arg PWR_PVDLevel_2
|
||||||
|
* @arg PWR_PVDLevel_3
|
||||||
|
* @arg PWR_PVDLevel_4
|
||||||
|
* @arg PWR_PVDLevel_5
|
||||||
|
* @arg PWR_PVDLevel_6
|
||||||
|
* @arg PWR_PVDLevel_7
|
||||||
|
* @note Refer to the electrical characteristics of your device datasheet for
|
||||||
|
* more details about the voltage threshold corresponding to each
|
||||||
|
* detection level.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
|
||||||
|
{
|
||||||
|
uint32_t tmpreg = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
|
||||||
|
|
||||||
|
tmpreg = PWR->CR;
|
||||||
|
|
||||||
|
/* Clear PLS[7:5] bits */
|
||||||
|
tmpreg &= CR_PLS_MASK;
|
||||||
|
|
||||||
|
/* Set PLS[7:5] bits according to PWR_PVDLevel value */
|
||||||
|
tmpreg |= PWR_PVDLevel;
|
||||||
|
|
||||||
|
/* Store the new value */
|
||||||
|
PWR->CR = tmpreg;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the Power Voltage Detector(PVD).
|
||||||
|
* @note This function is not applicable for STM32F030 devices.
|
||||||
|
* @param NewState: new state of the PVD.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void PWR_PVDCmd(FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the PVD */
|
||||||
|
PWR->CR |= PWR_CR_PVDE;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the PVD */
|
||||||
|
PWR->CR &= (uint32_t)~((uint32_t)PWR_CR_PVDE);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup PWR_Group3 WakeUp pins configuration functions
|
||||||
|
* @brief WakeUp pins configuration functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### WakeUp pin configuration functions #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
(+) WakeUp pins are used to wakeup the system from Standby mode. These pins are
|
||||||
|
forced in input pull down configuration and are active on rising edges.
|
||||||
|
(+) There are eight WakeUp pins: WakeUp Pin 1 on PA.00 and WakeUp Pin 2 on PC.13.
|
||||||
|
The following WakeUp pins are only applicable for STM32F072 dvices:
|
||||||
|
WakeUp Pin 3 on PE.06, WakeUp Pin 4 on PA.02, WakeUp Pin 5 on PC.05,
|
||||||
|
WakeUp Pin 6 on PB.05, WakeUp Pin 7 on PB.15 and WakeUp Pin 8 on PF.02.
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables or disables the WakeUp Pin functionality.
|
||||||
|
* @param PWR_WakeUpPin: specifies the WakeUpPin.
|
||||||
|
* This parameter can be one of the following values
|
||||||
|
* @arg PWR_WakeUpPin_1
|
||||||
|
* @arg PWR_WakeUpPin_2
|
||||||
|
* @arg PWR_WakeUpPin_3, only applicable for STM32F072 devices
|
||||||
|
* @arg PWR_WakeUpPin_4, only applicable for STM32F072 devices
|
||||||
|
* @arg PWR_WakeUpPin_5, only applicable for STM32F072 devices
|
||||||
|
* @arg PWR_WakeUpPin_6, only applicable for STM32F072 devices
|
||||||
|
* @arg PWR_WakeUpPin_7, only applicable for STM32F072 devices
|
||||||
|
* @arg PWR_WakeUpPin_8, only applicable for STM32F072 devices
|
||||||
|
* @param NewState: new state of the WakeUp Pin functionality.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void PWR_WakeUpPinCmd(uint32_t PWR_WakeUpPin, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_PWR_WAKEUP_PIN(PWR_WakeUpPin));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable the EWUPx pin */
|
||||||
|
PWR->CSR |= PWR_WakeUpPin;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable the EWUPx pin */
|
||||||
|
PWR->CSR &= ~PWR_WakeUpPin;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup PWR_Group4 Low Power modes configuration functions
|
||||||
|
* @brief Low Power modes configuration functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### Low Power modes configuration functions #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
[..] The devices feature three low-power modes:
|
||||||
|
(+) Sleep mode: Cortex-M0 core stopped, peripherals kept running.
|
||||||
|
(+) Stop mode: all clocks are stopped, regulator running, regulator in low power mode
|
||||||
|
(+) Standby mode: VCORE domain powered off
|
||||||
|
|
||||||
|
*** Sleep mode ***
|
||||||
|
==================
|
||||||
|
[..]
|
||||||
|
(+) Entry:
|
||||||
|
(++) The Sleep mode is entered by executing the WFE() or WFI() instructions.
|
||||||
|
(+) Exit:
|
||||||
|
(++) Any peripheral interrupt acknowledged by the nested vectored interrupt
|
||||||
|
controller (NVIC) can wake up the device from Sleep mode.
|
||||||
|
|
||||||
|
*** Stop mode ***
|
||||||
|
=================
|
||||||
|
[..] In Stop mode, all clocks in the VCORE domain are stopped, the PLL, the HSI,
|
||||||
|
the HSI14 and the HSE RC oscillators are disabled. Internal SRAM and register
|
||||||
|
contents are preserved.
|
||||||
|
The voltage regulator can be configured either in normal or low-power mode.
|
||||||
|
|
||||||
|
(+) Entry:
|
||||||
|
(++) The Stop mode is entered using the PWR_EnterSTOPMode(PWR_Regulator_LowPower,)
|
||||||
|
function with regulator in LowPower or with Regulator ON.
|
||||||
|
(+) Exit:
|
||||||
|
(++) Any EXTI Line (Internal or External) configured in Interrupt/Event mode
|
||||||
|
or any internal IPs (I2C, UASRT or CEC) wakeup event.
|
||||||
|
|
||||||
|
*** Standby mode ***
|
||||||
|
====================
|
||||||
|
[..] The Standby mode allows to achieve the lowest power consumption. It is based
|
||||||
|
on the Cortex-M0 deepsleep mode, with the voltage regulator disabled.
|
||||||
|
The VCORE domain is consequently powered off. The PLL, the HSI, the HSI14
|
||||||
|
oscillator and the HSE oscillator are also switched off. SRAM and register
|
||||||
|
contents are lost except for the Backup domain (RTC registers, RTC backup
|
||||||
|
registers and Standby circuitry).
|
||||||
|
|
||||||
|
[..] The voltage regulator is OFF.
|
||||||
|
|
||||||
|
(+) Entry:
|
||||||
|
(++) The Standby mode is entered using the PWR_EnterSTANDBYMode() function.
|
||||||
|
(+) Exit:
|
||||||
|
(++) WKUP pin rising edge, RTC alarm (Alarm A and Alarm B), RTC wakeup,
|
||||||
|
tamper event, time-stamp event, external reset in NRST pin, IWDG reset.
|
||||||
|
|
||||||
|
*** Auto-wakeup (AWU) from low-power mode ***
|
||||||
|
=============================================
|
||||||
|
[..] The MCU can be woken up from low-power mode by an RTC Alarm event, a tamper
|
||||||
|
event, a time-stamp event, or a comparator event, without depending on an
|
||||||
|
external interrupt (Auto-wakeup mode).
|
||||||
|
|
||||||
|
(+) RTC auto-wakeup (AWU) from the Stop mode
|
||||||
|
(++) To wake up from the Stop mode with an RTC alarm event, it is necessary to:
|
||||||
|
(+++) Configure the EXTI Line 17 to be sensitive to rising edges (Interrupt
|
||||||
|
or Event modes) using the EXTI_Init() function.
|
||||||
|
(+++) Enable the RTC Alarm Interrupt using the RTC_ITConfig() function
|
||||||
|
(+++) Configure the RTC to generate the RTC alarm using the RTC_SetAlarm()
|
||||||
|
and RTC_AlarmCmd() functions.
|
||||||
|
(++) To wake up from the Stop mode with an RTC Tamper or time stamp event, it
|
||||||
|
is necessary to:
|
||||||
|
(+++) Configure the EXTI Line 19 to be sensitive to rising edges (Interrupt
|
||||||
|
or Event modes) using the EXTI_Init() function.
|
||||||
|
(+++) Enable the RTC Tamper or time stamp Interrupt using the RTC_ITConfig()
|
||||||
|
function.
|
||||||
|
(+++) Configure the RTC to detect the tamper or time stamp event using the
|
||||||
|
RTC_TimeStampConfig(), RTC_TamperTriggerConfig() and RTC_TamperCmd()
|
||||||
|
functions.
|
||||||
|
|
||||||
|
(+) RTC auto-wakeup (AWU) from the Standby mode
|
||||||
|
(++) To wake up from the Standby mode with an RTC alarm event, it is necessary to:
|
||||||
|
(+++) Enable the RTC Alarm Interrupt using the RTC_ITConfig() function.
|
||||||
|
(+++) Configure the RTC to generate the RTC alarm using the RTC_SetAlarm()
|
||||||
|
and RTC_AlarmCmd() functions.
|
||||||
|
(++) To wake up from the Standby mode with an RTC Tamper or time stamp event, it
|
||||||
|
is necessary to:
|
||||||
|
(+++) Enable the RTC Tamper or time stamp Interrupt using the RTC_ITConfig()
|
||||||
|
function.
|
||||||
|
(+++) Configure the RTC to detect the tamper or time stamp event using the
|
||||||
|
RTC_TimeStampConfig(), RTC_TamperTriggerConfig() and RTC_TamperCmd()
|
||||||
|
functions.
|
||||||
|
|
||||||
|
(+) Comparator auto-wakeup (AWU) from the Stop mode
|
||||||
|
(++) To wake up from the Stop mode with an comparator 1 or comparator 2 wakeup
|
||||||
|
event, it is necessary to:
|
||||||
|
(+++) Configure the EXTI Line 21 for comparator 1 or EXTI Line 22 for comparator 2
|
||||||
|
to be sensitive to to the selected edges (falling, rising or falling
|
||||||
|
and rising) (Interrupt or Event modes) using the EXTI_Init() function.
|
||||||
|
(+++) Configure the comparator to generate the event.
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enters Sleep mode.
|
||||||
|
* @note In Sleep mode, all I/O pins keep the same state as in Run mode.
|
||||||
|
* @param PWR_SLEEPEntry: specifies if SLEEP mode in entered with WFI or WFE instruction.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg PWR_SLEEPEntry_WFI: enter SLEEP mode with WFI instruction
|
||||||
|
* @arg PWR_SLEEPEntry_WFE: enter SLEEP mode with WFE instruction
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void PWR_EnterSleepMode(uint8_t PWR_SLEEPEntry)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_PWR_SLEEP_ENTRY(PWR_SLEEPEntry));
|
||||||
|
|
||||||
|
/* Clear SLEEPDEEP bit of Cortex-M0 System Control Register */
|
||||||
|
SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
|
||||||
|
|
||||||
|
/* Select SLEEP mode entry -------------------------------------------------*/
|
||||||
|
if(PWR_SLEEPEntry == PWR_SLEEPEntry_WFI)
|
||||||
|
{
|
||||||
|
/* Request Wait For Interrupt */
|
||||||
|
__WFI();
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Request Wait For Event */
|
||||||
|
__WFE();
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enters STOP mode.
|
||||||
|
* @note In Stop mode, all I/O pins keep the same state as in Run mode.
|
||||||
|
* @note When exiting Stop mode by issuing an interrupt or a wakeup event,
|
||||||
|
* the HSI RC oscillator is selected as system clock.
|
||||||
|
* @note When the voltage regulator operates in low power mode, an additional
|
||||||
|
* startup delay is incurred when waking up from Stop mode.
|
||||||
|
* By keeping the internal regulator ON during Stop mode, the consumption
|
||||||
|
* is higher although the startup time is reduced.
|
||||||
|
* @param PWR_Regulator: specifies the regulator state in STOP mode.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg PWR_Regulator_ON: STOP mode with regulator ON
|
||||||
|
* @arg PWR_Regulator_LowPower: STOP mode with regulator in low power mode
|
||||||
|
* @param PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
|
||||||
|
* @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
|
||||||
|
@arg PWR_STOPEntry_SLEEPONEXIT: enter STOP mode with SLEEPONEXIT instruction
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
|
||||||
|
{
|
||||||
|
uint32_t tmpreg = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_PWR_REGULATOR(PWR_Regulator));
|
||||||
|
assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
|
||||||
|
|
||||||
|
/* Select the regulator state in STOP mode ---------------------------------*/
|
||||||
|
tmpreg = PWR->CR;
|
||||||
|
/* Clear PDDS and LPDSR bits */
|
||||||
|
tmpreg &= CR_DS_MASK;
|
||||||
|
|
||||||
|
/* Set LPDSR bit according to PWR_Regulator value */
|
||||||
|
tmpreg |= PWR_Regulator;
|
||||||
|
|
||||||
|
/* Store the new value */
|
||||||
|
PWR->CR = tmpreg;
|
||||||
|
|
||||||
|
/* Set SLEEPDEEP bit of Cortex-M0 System Control Register */
|
||||||
|
SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
|
||||||
|
|
||||||
|
/* Select STOP mode entry --------------------------------------------------*/
|
||||||
|
if(PWR_STOPEntry == PWR_STOPEntry_WFI)
|
||||||
|
{
|
||||||
|
/* Request Wait For Interrupt */
|
||||||
|
__WFI();
|
||||||
|
/* Reset SLEEPDEEP bit of Cortex System Control Register */
|
||||||
|
SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
|
||||||
|
}
|
||||||
|
else if (PWR_STOPEntry == PWR_STOPEntry_WFE)
|
||||||
|
{
|
||||||
|
/* Request Wait For Event */
|
||||||
|
__WFE();
|
||||||
|
/* Reset SLEEPDEEP bit of Cortex System Control Register */
|
||||||
|
SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Set SLEEP on exit bit of Cortex-M0 System Control Register */
|
||||||
|
SCB->SCR |= SCB_SCR_SLEEPONEXIT_Msk;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enters STANDBY mode.
|
||||||
|
* @note In Standby mode, all I/O pins are high impedance except for:
|
||||||
|
* - Reset pad (still available)
|
||||||
|
* - RTC_AF1 pin (PC13) if configured for Wakeup pin 2 (WKUP2), tamper,
|
||||||
|
* time-stamp, RTC Alarm out, or RTC clock calibration out.
|
||||||
|
* - WKUP pin 1 (PA0) if enabled.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void PWR_EnterSTANDBYMode(void)
|
||||||
|
{
|
||||||
|
/* Clear Wakeup flag */
|
||||||
|
PWR->CR |= PWR_CR_CWUF;
|
||||||
|
|
||||||
|
/* Select STANDBY mode */
|
||||||
|
PWR->CR |= PWR_CR_PDDS;
|
||||||
|
|
||||||
|
/* Set SLEEPDEEP bit of Cortex-M0 System Control Register */
|
||||||
|
SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
|
||||||
|
|
||||||
|
/* Request Wait For Interrupt */
|
||||||
|
__WFI();
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup PWR_Group5 Flags management functions
|
||||||
|
* @brief Flags management functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### Flags management functions #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the specified PWR flag is set or not.
|
||||||
|
* @param PWR_FLAG: specifies the flag to check.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg PWR_FLAG_WU: Wake Up flag. This flag indicates that a wakeup
|
||||||
|
* event was received from the WKUP pin or from the RTC alarm
|
||||||
|
* (Alarm A or Alarm B), RTC Tamper event or RTC TimeStamp event.
|
||||||
|
* @arg PWR_FLAG_SB: StandBy flag. This flag indicates that the
|
||||||
|
* system was resumed from StandBy mode.
|
||||||
|
* @arg PWR_FLAG_PVDO: PVD Output. This flag is valid only if PVD
|
||||||
|
* is enabled by the PWR_PVDCmd() function.
|
||||||
|
* @arg PWR_FLAG_VREFINTRDY: Internal Voltage Reference Ready flag.
|
||||||
|
* This flag indicates the state of the internal voltage
|
||||||
|
* reference, VREFINT.
|
||||||
|
* @retval The new state of PWR_FLAG (SET or RESET).
|
||||||
|
*/
|
||||||
|
FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
|
||||||
|
{
|
||||||
|
FlagStatus bitstatus = RESET;
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
|
||||||
|
|
||||||
|
if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
|
||||||
|
{
|
||||||
|
bitstatus = SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
bitstatus = RESET;
|
||||||
|
}
|
||||||
|
/* Return the flag status */
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears the PWR's pending flags.
|
||||||
|
* @param PWR_FLAG: specifies the flag to clear.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg PWR_FLAG_WU: Wake Up flag
|
||||||
|
* @arg PWR_FLAG_SB: StandBy flag
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void PWR_ClearFlag(uint32_t PWR_FLAG)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
|
||||||
|
|
||||||
|
PWR->CR |= PWR_FLAG << 2;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,320 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_syscfg.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of the SYSCFG peripheral:
|
||||||
|
* + Remapping the memory mapped at 0x00000000
|
||||||
|
* + Remapping the DMA channels
|
||||||
|
* + Enabling I2C fast mode plus driving capability for I2C pins
|
||||||
|
* + Configuring the EXTI lines connection to the GPIO port
|
||||||
|
* + Configuring the CFGR2 features (Connecting some internal signal
|
||||||
|
* to the break input of TIM1)
|
||||||
|
*
|
||||||
|
* @verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### How to use this driver #####
|
||||||
|
===============================================================================
|
||||||
|
[..]
|
||||||
|
The SYSCFG registers can be accessed only when the SYSCFG
|
||||||
|
interface APB clock is enabled.
|
||||||
|
To enable SYSCFG APB clock use:
|
||||||
|
RCC_APBPeriphClockCmd(RCC_APBPeriph_SYSCFG, ENABLE).
|
||||||
|
* @endverbatim
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_syscfg.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SYSCFG
|
||||||
|
* @brief SYSCFG driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup SYSCFG_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup SYSCFG_Group1 SYSCFG Initialization and Configuration functions
|
||||||
|
* @brief SYSCFG Initialization and Configuration functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
===============================================================================
|
||||||
|
##### SYSCFG Initialization and Configuration functions #####
|
||||||
|
===============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Deinitializes the SYSCFG registers to their default reset values.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
* @note MEM_MODE bits are not affected by APB reset.
|
||||||
|
* @note MEM_MODE bits took the value from the user option bytes.
|
||||||
|
* @note CFGR2 register is not affected by APB reset.
|
||||||
|
* @note CLABBB configuration bits are locked when set.
|
||||||
|
* @note To unlock the configuration, perform a system reset.
|
||||||
|
*/
|
||||||
|
void SYSCFG_DeInit(void)
|
||||||
|
{
|
||||||
|
/* Set SYSCFG_CFGR1 register to reset value without affecting MEM_MODE bits */
|
||||||
|
SYSCFG->CFGR1 &= SYSCFG_CFGR1_MEM_MODE;
|
||||||
|
/* Set EXTICRx registers to reset value */
|
||||||
|
SYSCFG->EXTICR[0] = 0;
|
||||||
|
SYSCFG->EXTICR[1] = 0;
|
||||||
|
SYSCFG->EXTICR[2] = 0;
|
||||||
|
SYSCFG->EXTICR[3] = 0;
|
||||||
|
/* Set CFGR2 register to reset value: clear SRAM parity error flag */
|
||||||
|
SYSCFG->CFGR2 |= (uint32_t) SYSCFG_CFGR2_SRAM_PE;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Configures the memory mapping at address 0x00000000.
|
||||||
|
* @param SYSCFG_MemoryRemap: selects the memory remapping.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg SYSCFG_MemoryRemap_Flash: Main Flash memory mapped at 0x00000000
|
||||||
|
* @arg SYSCFG_MemoryRemap_SystemMemory: System Flash memory mapped at 0x00000000
|
||||||
|
* @arg SYSCFG_MemoryRemap_SRAM: Embedded SRAM mapped at 0x00000000
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void SYSCFG_MemoryRemapConfig(uint32_t SYSCFG_MemoryRemap)
|
||||||
|
{
|
||||||
|
uint32_t tmpctrl = 0;
|
||||||
|
|
||||||
|
/* Check the parameter */
|
||||||
|
assert_param(IS_SYSCFG_MEMORY_REMAP(SYSCFG_MemoryRemap));
|
||||||
|
|
||||||
|
/* Get CFGR1 register value */
|
||||||
|
tmpctrl = SYSCFG->CFGR1;
|
||||||
|
|
||||||
|
/* Clear MEM_MODE bits */
|
||||||
|
tmpctrl &= (uint32_t) (~SYSCFG_CFGR1_MEM_MODE);
|
||||||
|
|
||||||
|
/* Set the new MEM_MODE bits value */
|
||||||
|
tmpctrl |= (uint32_t) SYSCFG_MemoryRemap;
|
||||||
|
|
||||||
|
/* Set CFGR1 register with the new memory remap configuration */
|
||||||
|
SYSCFG->CFGR1 = tmpctrl;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Configure the DMA channels remapping.
|
||||||
|
* @param SYSCFG_DMARemap: selects the DMA channels remap.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg SYSCFG_DMARemap_TIM17: Remap TIM17 DMA requests from channel1 to channel2
|
||||||
|
* @arg SYSCFG_DMARemap_TIM16: Remap TIM16 DMA requests from channel3 to channel4
|
||||||
|
* @arg SYSCFG_DMARemap_USART1Rx: Remap USART1 Rx DMA requests from channel3 to channel5
|
||||||
|
* @arg SYSCFG_DMARemap_USART1Tx: Remap USART1 Tx DMA requests from channel2 to channel4
|
||||||
|
* @arg SYSCFG_DMARemap_ADC1: Remap ADC1 DMA requests from channel1 to channel2
|
||||||
|
* @param NewState: new state of the DMA channel remapping.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @note When enabled, DMA channel of the selected peripheral is remapped
|
||||||
|
* @note When disabled, Default DMA channel is mapped to the selected peripheral
|
||||||
|
* @note By default TIM17 DMA requests is mapped to channel 1,
|
||||||
|
* use SYSCFG_DMAChannelRemapConfig(SYSCFG_DMARemap_TIM17, Enable) to remap
|
||||||
|
* TIM17 DMA requests to channel 2 and use
|
||||||
|
* SYSCFG_DMAChannelRemapConfig(SYSCFG_DMARemap_TIM17, Disable) to map
|
||||||
|
* TIM17 DMA requests to channel 1 (default mapping)
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void SYSCFG_DMAChannelRemapConfig(uint32_t SYSCFG_DMARemap, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_SYSCFG_DMA_REMAP(SYSCFG_DMARemap));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Remap the DMA channel */
|
||||||
|
SYSCFG->CFGR1 |= (uint32_t)SYSCFG_DMARemap;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* use the default DMA channel mapping */
|
||||||
|
SYSCFG->CFGR1 &= (uint32_t)(~SYSCFG_DMARemap);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Configure the I2C fast mode plus driving capability.
|
||||||
|
* @param SYSCFG_I2CFastModePlus: selects the pin.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg SYSCFG_I2CFastModePlus_PB6: Configure fast mode plus driving capability for PB6
|
||||||
|
* @arg SYSCFG_I2CFastModePlus_PB7: Configure fast mode plus driving capability for PB7
|
||||||
|
* @arg SYSCFG_I2CFastModePlus_PB8: Configure fast mode plus driving capability for PB8
|
||||||
|
* @arg SYSCFG_I2CFastModePlus_PB9: Configure fast mode plus driving capability for PB9
|
||||||
|
* @arg SYSCFG_I2CFastModePlus_PA9: Configure fast mode plus driving capability for PA9 (only for STM32F031 and STM32F030 devices)
|
||||||
|
* @arg SYSCFG_I2CFastModePlus_PA10: Configure fast mode plus driving capability for PA10 (only for STM32F031 and STM32F030 devices)
|
||||||
|
* @arg SYSCFG_I2CFastModePlus_I2C1: Configure fast mode plus driving capability for PB10, PB11, PF6 and PF7(only for STM32F031 and STM32F030 devices)
|
||||||
|
* @arg SYSCFG_I2CFastModePlus_I2C2: Configure fast mode plus driving capability for I2C2 pins, available only for STM32F072 devices
|
||||||
|
*
|
||||||
|
* @param NewState: new state of the DMA channel remapping.
|
||||||
|
* This parameter can be: ENABLE or DISABLE.
|
||||||
|
* @note ENABLE: Enable fast mode plus driving capability for selected I2C pin
|
||||||
|
* @note DISABLE: Disable fast mode plus driving capability for selected I2C pin
|
||||||
|
* @note For I2C1, fast mode plus driving capability can be enabled on all selected
|
||||||
|
* I2C1 pins using SYSCFG_I2CFastModePlus_I2C1 parameter or independently
|
||||||
|
* on each one of the following pins PB6, PB7, PB8 and PB9.
|
||||||
|
* @note For remaing I2C1 pins (PA14, PA15...) fast mode plus driving capability
|
||||||
|
* can be enabled only by using SYSCFG_I2CFastModePlus_I2C1 parameter.
|
||||||
|
* @note For all I2C2 pins fast mode plus driving capability can be enabled
|
||||||
|
* only by using SYSCFG_I2CFastModePlus_I2C2 parameter.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void SYSCFG_I2CFastModePlusConfig(uint32_t SYSCFG_I2CFastModePlus, FunctionalState NewState)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_SYSCFG_I2C_FMP(SYSCFG_I2CFastModePlus));
|
||||||
|
assert_param(IS_FUNCTIONAL_STATE(NewState));
|
||||||
|
|
||||||
|
if (NewState != DISABLE)
|
||||||
|
{
|
||||||
|
/* Enable fast mode plus driving capability for selected pin */
|
||||||
|
SYSCFG->CFGR1 |= (uint32_t)SYSCFG_I2CFastModePlus;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* Disable fast mode plus driving capability for selected pin */
|
||||||
|
SYSCFG->CFGR1 &= (uint32_t)(~SYSCFG_I2CFastModePlus);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Selects the GPIO pin used as EXTI Line.
|
||||||
|
* @param EXTI_PortSourceGPIOx: selects the GPIO port to be used as source
|
||||||
|
* for EXTI lines where x can be (A, B, C, D, E or F).
|
||||||
|
* @note GPIOE is available only for STM32F072.
|
||||||
|
* @note GPIOD is not available for STM32F031.
|
||||||
|
* @param EXTI_PinSourcex: specifies the EXTI line to be configured.
|
||||||
|
* @note This parameter can be EXTI_PinSourcex where x can be:
|
||||||
|
* For STM32F051 and STM32F030: (0..15) for GPIOA, GPIOB, GPIOC, (2) for GPIOD and (0..1, 4..7) for GIIOF.
|
||||||
|
* For STM32F072: (0..15) for GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, (0..10) for GPIOF.
|
||||||
|
* For STM32F031: (0..15) for GPIOA, GPIOB, (13..15) for GPIOC and (0..1, 6..7) for GPIOF.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
|
||||||
|
{
|
||||||
|
uint32_t tmp = 0x00;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
|
||||||
|
assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
|
||||||
|
|
||||||
|
tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
|
||||||
|
SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
|
||||||
|
SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Connect the selected parameter to the break input of TIM1.
|
||||||
|
* @note The selected configuration is locked and can be unlocked by system reset
|
||||||
|
* @param SYSCFG_Break: selects the configuration to be connected to break
|
||||||
|
* input of TIM1
|
||||||
|
* This parameter can be any combination of the following values:
|
||||||
|
* @arg SYSCFG_Break_PVD: Connects the PVD event to the Break Input of TIM1,, not avaailable for STM32F030 devices.
|
||||||
|
* @arg SYSCFG_Break_SRAMParity: Connects the SRAM_PARITY error signal to the Break Input of TIM1 .
|
||||||
|
* @arg SYSCFG_Break_Lockup: Connects Lockup output of CortexM0 to the break input of TIM1.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void SYSCFG_BreakConfig(uint32_t SYSCFG_Break)
|
||||||
|
{
|
||||||
|
/* Check the parameter */
|
||||||
|
assert_param(IS_SYSCFG_LOCK_CONFIG(SYSCFG_Break));
|
||||||
|
|
||||||
|
SYSCFG->CFGR2 |= (uint32_t) SYSCFG_Break;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the specified SYSCFG flag is set or not.
|
||||||
|
* @param SYSCFG_Flag: specifies the SYSCFG flag to check.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg SYSCFG_FLAG_PE: SRAM parity error flag.
|
||||||
|
* @retval The new state of SYSCFG_Flag (SET or RESET).
|
||||||
|
*/
|
||||||
|
FlagStatus SYSCFG_GetFlagStatus(uint32_t SYSCFG_Flag)
|
||||||
|
{
|
||||||
|
FlagStatus bitstatus = RESET;
|
||||||
|
|
||||||
|
/* Check the parameter */
|
||||||
|
assert_param(IS_SYSCFG_FLAG(SYSCFG_Flag));
|
||||||
|
|
||||||
|
/* Check the status of the specified SPI flag */
|
||||||
|
if ((SYSCFG->CFGR2 & SYSCFG_CFGR2_SRAM_PE) != (uint32_t)RESET)
|
||||||
|
{
|
||||||
|
/* SYSCFG_Flag is set */
|
||||||
|
bitstatus = SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* SYSCFG_Flag is reset */
|
||||||
|
bitstatus = RESET;
|
||||||
|
}
|
||||||
|
/* Return the SYSCFG_Flag status */
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clear the selected SYSCFG flag.
|
||||||
|
* @param SYSCFG_Flag: selects the flag to be cleared.
|
||||||
|
* This parameter can be any combination of the following values:
|
||||||
|
* @arg SYSCFG_FLAG_PE: SRAM parity error flag.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void SYSCFG_ClearFlag(uint32_t SYSCFG_Flag)
|
||||||
|
{
|
||||||
|
/* Check the parameter */
|
||||||
|
assert_param(IS_SYSCFG_FLAG(SYSCFG_Flag));
|
||||||
|
|
||||||
|
SYSCFG->CFGR2 |= (uint32_t) SYSCFG_Flag;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,303 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_wwdg.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file provides firmware functions to manage the following
|
||||||
|
* functionalities of the Window watchdog (WWDG) peripheral:
|
||||||
|
* + Prescaler, Refresh window and Counter configuration
|
||||||
|
* + WWDG activation
|
||||||
|
* + Interrupts and flags management
|
||||||
|
*
|
||||||
|
* @verbatim
|
||||||
|
*
|
||||||
|
==============================================================================
|
||||||
|
##### WWDG features #####
|
||||||
|
==============================================================================
|
||||||
|
[..] Once enabled the WWDG generates a system reset on expiry of a programmed
|
||||||
|
time period, unless the program refreshes the counter (downcounter)
|
||||||
|
before to reach 0x3F value (i.e. a reset is generated when the counter
|
||||||
|
value rolls over from 0x40 to 0x3F).
|
||||||
|
[..] An MCU reset is also generated if the counter value is refreshed
|
||||||
|
before the counter has reached the refresh window value. This
|
||||||
|
implies that the counter must be refreshed in a limited window.
|
||||||
|
|
||||||
|
[..] Once enabled the WWDG cannot be disabled except by a system reset.
|
||||||
|
|
||||||
|
[..] WWDGRST flag in RCC_CSR register can be used to inform when a WWDG
|
||||||
|
reset occurs.
|
||||||
|
|
||||||
|
[..] The WWDG counter input clock is derived from the APB clock divided
|
||||||
|
by a programmable prescaler.
|
||||||
|
|
||||||
|
[..] WWDG counter clock = PCLK1 / Prescaler.
|
||||||
|
[..] WWDG timeout = (WWDG counter clock) * (counter value).
|
||||||
|
|
||||||
|
[..] Min-max timeout value @32MHz (PCLK1): ~85us / ~43ms.
|
||||||
|
|
||||||
|
##### How to use this driver #####
|
||||||
|
==============================================================================
|
||||||
|
[..]
|
||||||
|
(#) Enable WWDG clock using RCC_APB1PeriphClockCmd(RCC_APB1Periph_WWDG, ENABLE)
|
||||||
|
function.
|
||||||
|
|
||||||
|
(#) Configure the WWDG prescaler using WWDG_SetPrescaler() function.
|
||||||
|
|
||||||
|
(#) Configure the WWDG refresh window using WWDG_SetWindowValue() function.
|
||||||
|
|
||||||
|
(#) Set the WWDG counter value and start it using WWDG_Enable() function.
|
||||||
|
When the WWDG is enabled the counter value should be configured to
|
||||||
|
a value greater than 0x40 to prevent generating an immediate reset.
|
||||||
|
|
||||||
|
(#) Optionally you can enable the Early wakeup interrupt which is
|
||||||
|
generated when the counter reach 0x40.
|
||||||
|
Once enabled this interrupt cannot be disabled except by a system reset.
|
||||||
|
|
||||||
|
(#) Then the application program must refresh the WWDG counter at regular
|
||||||
|
intervals during normal operation to prevent an MCU reset, using
|
||||||
|
WWDG_SetCounter() function. This operation must occur only when
|
||||||
|
the counter value is lower than the refresh window value,
|
||||||
|
programmed using WWDG_SetWindowValue().
|
||||||
|
|
||||||
|
* @endverbatim
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx_wwdg.h"
|
||||||
|
#include "stm32f0xx_rcc.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup WWDG
|
||||||
|
* @brief WWDG driver modules
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Private typedef -----------------------------------------------------------*/
|
||||||
|
/* Private define ------------------------------------------------------------*/
|
||||||
|
/* --------------------- WWDG registers bit mask ---------------------------- */
|
||||||
|
/* CFR register bit mask */
|
||||||
|
#define CFR_WDGTB_MASK ((uint32_t)0xFFFFFE7F)
|
||||||
|
#define CFR_W_MASK ((uint32_t)0xFFFFFF80)
|
||||||
|
#define BIT_MASK ((uint8_t)0x7F)
|
||||||
|
|
||||||
|
/* Private macro -------------------------------------------------------------*/
|
||||||
|
/* Private variables ---------------------------------------------------------*/
|
||||||
|
/* Private function prototypes -----------------------------------------------*/
|
||||||
|
/* Private functions ---------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup WWDG_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup WWDG_Group1 Prescaler, Refresh window and Counter configuration functions
|
||||||
|
* @brief Prescaler, Refresh window and Counter configuration functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### Prescaler, Refresh window and Counter configuration functions #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Deinitializes the WWDG peripheral registers to their default reset values.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void WWDG_DeInit(void)
|
||||||
|
{
|
||||||
|
RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
|
||||||
|
RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Sets the WWDG Prescaler.
|
||||||
|
* @param WWDG_Prescaler: specifies the WWDG Prescaler.
|
||||||
|
* This parameter can be one of the following values:
|
||||||
|
* @arg WWDG_Prescaler_1: WWDG counter clock = (PCLK1/4096)/1
|
||||||
|
* @arg WWDG_Prescaler_2: WWDG counter clock = (PCLK1/4096)/2
|
||||||
|
* @arg WWDG_Prescaler_4: WWDG counter clock = (PCLK1/4096)/4
|
||||||
|
* @arg WWDG_Prescaler_8: WWDG counter clock = (PCLK1/4096)/8
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void WWDG_SetPrescaler(uint32_t WWDG_Prescaler)
|
||||||
|
{
|
||||||
|
uint32_t tmpreg = 0;
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
|
||||||
|
/* Clear WDGTB[1:0] bits */
|
||||||
|
tmpreg = WWDG->CFR & CFR_WDGTB_MASK;
|
||||||
|
/* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
|
||||||
|
tmpreg |= WWDG_Prescaler;
|
||||||
|
/* Store the new value */
|
||||||
|
WWDG->CFR = tmpreg;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Sets the WWDG window value.
|
||||||
|
* @param WindowValue: specifies the window value to be compared to the downcounter.
|
||||||
|
* This parameter value must be lower than 0x80.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void WWDG_SetWindowValue(uint8_t WindowValue)
|
||||||
|
{
|
||||||
|
__IO uint32_t tmpreg = 0;
|
||||||
|
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
|
||||||
|
/* Clear W[6:0] bits */
|
||||||
|
|
||||||
|
tmpreg = WWDG->CFR & CFR_W_MASK;
|
||||||
|
|
||||||
|
/* Set W[6:0] bits according to WindowValue value */
|
||||||
|
tmpreg |= WindowValue & (uint32_t) BIT_MASK;
|
||||||
|
|
||||||
|
/* Store the new value */
|
||||||
|
WWDG->CFR = tmpreg;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables the WWDG Early Wakeup interrupt(EWI).
|
||||||
|
* @note Once enabled this interrupt cannot be disabled except by a system reset.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void WWDG_EnableIT(void)
|
||||||
|
{
|
||||||
|
WWDG->CFR |= WWDG_CFR_EWI;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Sets the WWDG counter value.
|
||||||
|
* @param Counter: specifies the watchdog counter value.
|
||||||
|
* This parameter must be a number between 0x40 and 0x7F (to prevent
|
||||||
|
* generating an immediate reset).
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void WWDG_SetCounter(uint8_t Counter)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_WWDG_COUNTER(Counter));
|
||||||
|
/* Write to T[6:0] bits to configure the counter value, no need to do
|
||||||
|
a read-modify-write; writing a 0 to WDGA bit does nothing */
|
||||||
|
WWDG->CR = Counter & BIT_MASK;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup WWDG_Group2 WWDG activation functions
|
||||||
|
* @brief WWDG activation functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### WWDG activation function #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Enables WWDG and load the counter value.
|
||||||
|
* @param Counter: specifies the watchdog counter value.
|
||||||
|
* This parameter must be a number between 0x40 and 0x7F (to prevent
|
||||||
|
* generating an immediate reset).
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void WWDG_Enable(uint8_t Counter)
|
||||||
|
{
|
||||||
|
/* Check the parameters */
|
||||||
|
assert_param(IS_WWDG_COUNTER(Counter));
|
||||||
|
WWDG->CR = WWDG_CR_WDGA | Counter;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup WWDG_Group3 Interrupts and flags management functions
|
||||||
|
* @brief Interrupts and flags management functions
|
||||||
|
*
|
||||||
|
@verbatim
|
||||||
|
==============================================================================
|
||||||
|
##### Interrupts and flags management functions #####
|
||||||
|
==============================================================================
|
||||||
|
|
||||||
|
@endverbatim
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Checks whether the Early Wakeup interrupt flag is set or not.
|
||||||
|
* @param None
|
||||||
|
* @retval The new state of the Early Wakeup interrupt flag (SET or RESET).
|
||||||
|
*/
|
||||||
|
FlagStatus WWDG_GetFlagStatus(void)
|
||||||
|
{
|
||||||
|
FlagStatus bitstatus = RESET;
|
||||||
|
|
||||||
|
if ((WWDG->SR) != (uint32_t)RESET)
|
||||||
|
{
|
||||||
|
bitstatus = SET;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
bitstatus = RESET;
|
||||||
|
}
|
||||||
|
return bitstatus;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Clears Early Wakeup interrupt flag.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void WWDG_ClearFlag(void)
|
||||||
|
{
|
||||||
|
WWDG->SR = (uint32_t)RESET;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,35 @@
|
||||||
|
/* ----------------------------------------------------------------------
|
||||||
|
* Copyright (C) 2010 ARM Limited. All rights reserved.
|
||||||
|
*
|
||||||
|
* $Date: 11. November 2010
|
||||||
|
* $Revision: V1.0.2
|
||||||
|
*
|
||||||
|
* Project: CMSIS DSP Library
|
||||||
|
* Title: arm_common_tables.h
|
||||||
|
*
|
||||||
|
* Description: This file has extern declaration for common tables like Bitreverse, reciprocal etc which are used across different functions
|
||||||
|
*
|
||||||
|
* Target Processor: Cortex-M4/Cortex-M3
|
||||||
|
*
|
||||||
|
* Version 1.0.2 2010/11/11
|
||||||
|
* Documentation updated.
|
||||||
|
*
|
||||||
|
* Version 1.0.1 2010/10/05
|
||||||
|
* Production release and review comments incorporated.
|
||||||
|
*
|
||||||
|
* Version 1.0.0 2010/09/20
|
||||||
|
* Production release and review comments incorporated.
|
||||||
|
* -------------------------------------------------------------------- */
|
||||||
|
|
||||||
|
#ifndef _ARM_COMMON_TABLES_H
|
||||||
|
#define _ARM_COMMON_TABLES_H
|
||||||
|
|
||||||
|
#include "arm_math.h"
|
||||||
|
|
||||||
|
extern uint16_t armBitRevTable[256];
|
||||||
|
extern q15_t armRecipTableQ15[64];
|
||||||
|
extern q31_t armRecipTableQ31[64];
|
||||||
|
extern const q31_t realCoefAQ31[1024];
|
||||||
|
extern const q31_t realCoefBQ31[1024];
|
||||||
|
|
||||||
|
#endif /* ARM_COMMON_TABLES_H */
|
||||||
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,665 @@
|
||||||
|
/**************************************************************************//**
|
||||||
|
* @file core_cm0.h
|
||||||
|
* @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File
|
||||||
|
* @version V2.10
|
||||||
|
* @date 19. July 2011
|
||||||
|
*
|
||||||
|
* @note
|
||||||
|
* Copyright (C) 2009-2011 ARM Limited. All rights reserved.
|
||||||
|
*
|
||||||
|
* @par
|
||||||
|
* ARM Limited (ARM) is supplying this software for use with Cortex-M
|
||||||
|
* processor based microcontrollers. This file can be freely distributed
|
||||||
|
* within development tools that are supporting such ARM based processors.
|
||||||
|
*
|
||||||
|
* @par
|
||||||
|
* THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
|
||||||
|
* OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
|
||||||
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
|
||||||
|
* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
|
||||||
|
* CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
|
||||||
|
*
|
||||||
|
******************************************************************************/
|
||||||
|
#if defined ( __ICCARM__ )
|
||||||
|
#pragma system_include /* treat file as system include file for MISRA check */
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#ifndef __CORE_CM0_H_GENERIC
|
||||||
|
#define __CORE_CM0_H_GENERIC
|
||||||
|
|
||||||
|
|
||||||
|
/** \mainpage CMSIS Cortex-M0
|
||||||
|
|
||||||
|
This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
|
||||||
|
It consists of:
|
||||||
|
|
||||||
|
- Cortex-M Core Register Definitions
|
||||||
|
- Cortex-M functions
|
||||||
|
- Cortex-M instructions
|
||||||
|
|
||||||
|
The CMSIS Cortex-M0 Core Peripheral Access Layer contains C and assembly functions that ease
|
||||||
|
access to the Cortex-M Core
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** \defgroup CMSIS_MISRA_Exceptions CMSIS MISRA-C:2004 Compliance Exceptions
|
||||||
|
CMSIS violates following MISRA-C2004 Rules:
|
||||||
|
|
||||||
|
- Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
|
||||||
|
Function definitions in header files are used to allow 'inlining'.
|
||||||
|
|
||||||
|
- Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
|
||||||
|
Unions are used for effective representation of core registers.
|
||||||
|
|
||||||
|
- Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
|
||||||
|
Function-like macros are used to allow more efficient code.
|
||||||
|
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/*******************************************************************************
|
||||||
|
* CMSIS definitions
|
||||||
|
******************************************************************************/
|
||||||
|
/** \defgroup CMSIS_core_definitions CMSIS Core Definitions
|
||||||
|
This file defines all structures and symbols for CMSIS core:
|
||||||
|
- CMSIS version number
|
||||||
|
- Cortex-M core
|
||||||
|
- Cortex-M core Revision Number
|
||||||
|
@{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* CMSIS CM0 definitions */
|
||||||
|
#define __CM0_CMSIS_VERSION_MAIN (0x02) /*!< [31:16] CMSIS HAL main version */
|
||||||
|
#define __CM0_CMSIS_VERSION_SUB (0x10) /*!< [15:0] CMSIS HAL sub version */
|
||||||
|
#define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16) | __CM0_CMSIS_VERSION_SUB) /*!< CMSIS HAL version number */
|
||||||
|
|
||||||
|
#define __CORTEX_M (0x00) /*!< Cortex core */
|
||||||
|
|
||||||
|
|
||||||
|
#if defined ( __CC_ARM )
|
||||||
|
#define __ASM __asm /*!< asm keyword for ARM Compiler */
|
||||||
|
#define __INLINE __inline /*!< inline keyword for ARM Compiler */
|
||||||
|
|
||||||
|
#elif defined ( __ICCARM__ )
|
||||||
|
#define __ASM __asm /*!< asm keyword for IAR Compiler */
|
||||||
|
#define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
|
||||||
|
|
||||||
|
#elif defined ( __GNUC__ )
|
||||||
|
#define __ASM __asm /*!< asm keyword for GNU Compiler */
|
||||||
|
#define __INLINE inline /*!< inline keyword for GNU Compiler */
|
||||||
|
|
||||||
|
#elif defined ( __TASKING__ )
|
||||||
|
#define __ASM __asm /*!< asm keyword for TASKING Compiler */
|
||||||
|
#define __INLINE inline /*!< inline keyword for TASKING Compiler */
|
||||||
|
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
|
||||||
|
#define __FPU_USED 0
|
||||||
|
|
||||||
|
#if defined ( __CC_ARM )
|
||||||
|
#if defined __TARGET_FPU_VFP
|
||||||
|
#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||||
|
#endif
|
||||||
|
#elif defined ( __ICCARM__ )
|
||||||
|
#if defined __ARMVFP__
|
||||||
|
#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#elif defined ( __GNUC__ )
|
||||||
|
#if defined (__VFP_FP__) && !defined(__SOFTFP__)
|
||||||
|
#warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#elif defined ( __TASKING__ )
|
||||||
|
/* add preprocessor checks */
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#include <stdint.h> /*!< standard types definitions */
|
||||||
|
#include "core_cmInstr.h" /*!< Core Instruction Access */
|
||||||
|
#include "core_cmFunc.h" /*!< Core Function Access */
|
||||||
|
|
||||||
|
#endif /* __CORE_CM0_H_GENERIC */
|
||||||
|
|
||||||
|
#ifndef __CMSIS_GENERIC
|
||||||
|
|
||||||
|
#ifndef __CORE_CM0_H_DEPENDANT
|
||||||
|
#define __CORE_CM0_H_DEPENDANT
|
||||||
|
|
||||||
|
/* check device defines and use defaults */
|
||||||
|
#if defined __CHECK_DEVICE_DEFINES
|
||||||
|
#ifndef __CM0_REV
|
||||||
|
#define __CM0_REV 0x0000
|
||||||
|
#warning "__CM0_REV not defined in device header file; using default!"
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#ifndef __NVIC_PRIO_BITS
|
||||||
|
#define __NVIC_PRIO_BITS 2
|
||||||
|
#warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#ifndef __Vendor_SysTickConfig
|
||||||
|
#define __Vendor_SysTickConfig 0
|
||||||
|
#warning "__Vendor_SysTickConfig not defined in device header file; using default!"
|
||||||
|
#endif
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* IO definitions (access restrictions to peripheral registers) */
|
||||||
|
#ifdef __cplusplus
|
||||||
|
#define __I volatile /*!< defines 'read only' permissions */
|
||||||
|
#else
|
||||||
|
#define __I volatile const /*!< defines 'read only' permissions */
|
||||||
|
#endif
|
||||||
|
#define __O volatile /*!< defines 'write only' permissions */
|
||||||
|
#define __IO volatile /*!< defines 'read / write' permissions */
|
||||||
|
|
||||||
|
/*@} end of group CMSIS_core_definitions */
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
/*******************************************************************************
|
||||||
|
* Register Abstraction
|
||||||
|
******************************************************************************/
|
||||||
|
/** \defgroup CMSIS_core_register CMSIS Core Register
|
||||||
|
Core Register contain:
|
||||||
|
- Core Register
|
||||||
|
- Core NVIC Register
|
||||||
|
- Core SCB Register
|
||||||
|
- Core SysTick Register
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** \ingroup CMSIS_core_register
|
||||||
|
\defgroup CMSIS_CORE CMSIS Core
|
||||||
|
Type definitions for the Cortex-M Core Registers
|
||||||
|
@{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** \brief Union type to access the Application Program Status Register (APSR).
|
||||||
|
*/
|
||||||
|
typedef union
|
||||||
|
{
|
||||||
|
struct
|
||||||
|
{
|
||||||
|
#if (__CORTEX_M != 0x04)
|
||||||
|
uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */
|
||||||
|
#else
|
||||||
|
uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */
|
||||||
|
uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
|
||||||
|
uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */
|
||||||
|
#endif
|
||||||
|
uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
|
||||||
|
uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
|
||||||
|
uint32_t C:1; /*!< bit: 29 Carry condition code flag */
|
||||||
|
uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
|
||||||
|
uint32_t N:1; /*!< bit: 31 Negative condition code flag */
|
||||||
|
} b; /*!< Structure used for bit access */
|
||||||
|
uint32_t w; /*!< Type used for word access */
|
||||||
|
} APSR_Type;
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Union type to access the Interrupt Program Status Register (IPSR).
|
||||||
|
*/
|
||||||
|
typedef union
|
||||||
|
{
|
||||||
|
struct
|
||||||
|
{
|
||||||
|
uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
|
||||||
|
uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
|
||||||
|
} b; /*!< Structure used for bit access */
|
||||||
|
uint32_t w; /*!< Type used for word access */
|
||||||
|
} IPSR_Type;
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
|
||||||
|
*/
|
||||||
|
typedef union
|
||||||
|
{
|
||||||
|
struct
|
||||||
|
{
|
||||||
|
uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
|
||||||
|
#if (__CORTEX_M != 0x04)
|
||||||
|
uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
|
||||||
|
#else
|
||||||
|
uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */
|
||||||
|
uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
|
||||||
|
uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */
|
||||||
|
#endif
|
||||||
|
uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
|
||||||
|
uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */
|
||||||
|
uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
|
||||||
|
uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
|
||||||
|
uint32_t C:1; /*!< bit: 29 Carry condition code flag */
|
||||||
|
uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
|
||||||
|
uint32_t N:1; /*!< bit: 31 Negative condition code flag */
|
||||||
|
} b; /*!< Structure used for bit access */
|
||||||
|
uint32_t w; /*!< Type used for word access */
|
||||||
|
} xPSR_Type;
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Union type to access the Control Registers (CONTROL).
|
||||||
|
*/
|
||||||
|
typedef union
|
||||||
|
{
|
||||||
|
struct
|
||||||
|
{
|
||||||
|
uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */
|
||||||
|
uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
|
||||||
|
uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */
|
||||||
|
uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */
|
||||||
|
} b; /*!< Structure used for bit access */
|
||||||
|
uint32_t w; /*!< Type used for word access */
|
||||||
|
} CONTROL_Type;
|
||||||
|
|
||||||
|
/*@} end of group CMSIS_CORE */
|
||||||
|
|
||||||
|
|
||||||
|
/** \ingroup CMSIS_core_register
|
||||||
|
\defgroup CMSIS_NVIC CMSIS NVIC
|
||||||
|
Type definitions for the Cortex-M NVIC Registers
|
||||||
|
@{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
__IO uint32_t ISER[1]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
|
||||||
|
uint32_t RESERVED0[31];
|
||||||
|
__IO uint32_t ICER[1]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
|
||||||
|
uint32_t RSERVED1[31];
|
||||||
|
__IO uint32_t ISPR[1]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
|
||||||
|
uint32_t RESERVED2[31];
|
||||||
|
__IO uint32_t ICPR[1]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
|
||||||
|
uint32_t RESERVED3[31];
|
||||||
|
uint32_t RESERVED4[64];
|
||||||
|
__IO uint32_t IP[8]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */
|
||||||
|
} NVIC_Type;
|
||||||
|
|
||||||
|
/*@} end of group CMSIS_NVIC */
|
||||||
|
|
||||||
|
|
||||||
|
/** \ingroup CMSIS_core_register
|
||||||
|
\defgroup CMSIS_SCB CMSIS SCB
|
||||||
|
Type definitions for the Cortex-M System Control Block Registers
|
||||||
|
@{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** \brief Structure type to access the System Control Block (SCB).
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
__I uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
|
||||||
|
__IO uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
|
||||||
|
uint32_t RESERVED0;
|
||||||
|
__IO uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
|
||||||
|
__IO uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
|
||||||
|
__IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
|
||||||
|
uint32_t RESERVED1;
|
||||||
|
__IO uint32_t SHP[2]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */
|
||||||
|
__IO uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
|
||||||
|
} SCB_Type;
|
||||||
|
|
||||||
|
/* SCB CPUID Register Definitions */
|
||||||
|
#define SCB_CPUID_IMPLEMENTER_Pos 24 /*!< SCB CPUID: IMPLEMENTER Position */
|
||||||
|
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
|
||||||
|
|
||||||
|
#define SCB_CPUID_VARIANT_Pos 20 /*!< SCB CPUID: VARIANT Position */
|
||||||
|
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
|
||||||
|
|
||||||
|
#define SCB_CPUID_ARCHITECTURE_Pos 16 /*!< SCB CPUID: ARCHITECTURE Position */
|
||||||
|
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
|
||||||
|
|
||||||
|
#define SCB_CPUID_PARTNO_Pos 4 /*!< SCB CPUID: PARTNO Position */
|
||||||
|
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
|
||||||
|
|
||||||
|
#define SCB_CPUID_REVISION_Pos 0 /*!< SCB CPUID: REVISION Position */
|
||||||
|
#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos) /*!< SCB CPUID: REVISION Mask */
|
||||||
|
|
||||||
|
/* SCB Interrupt Control State Register Definitions */
|
||||||
|
#define SCB_ICSR_NMIPENDSET_Pos 31 /*!< SCB ICSR: NMIPENDSET Position */
|
||||||
|
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
|
||||||
|
|
||||||
|
#define SCB_ICSR_PENDSVSET_Pos 28 /*!< SCB ICSR: PENDSVSET Position */
|
||||||
|
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
|
||||||
|
|
||||||
|
#define SCB_ICSR_PENDSVCLR_Pos 27 /*!< SCB ICSR: PENDSVCLR Position */
|
||||||
|
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
|
||||||
|
|
||||||
|
#define SCB_ICSR_PENDSTSET_Pos 26 /*!< SCB ICSR: PENDSTSET Position */
|
||||||
|
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
|
||||||
|
|
||||||
|
#define SCB_ICSR_PENDSTCLR_Pos 25 /*!< SCB ICSR: PENDSTCLR Position */
|
||||||
|
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
|
||||||
|
|
||||||
|
#define SCB_ICSR_ISRPREEMPT_Pos 23 /*!< SCB ICSR: ISRPREEMPT Position */
|
||||||
|
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
|
||||||
|
|
||||||
|
#define SCB_ICSR_ISRPENDING_Pos 22 /*!< SCB ICSR: ISRPENDING Position */
|
||||||
|
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
|
||||||
|
|
||||||
|
#define SCB_ICSR_VECTPENDING_Pos 12 /*!< SCB ICSR: VECTPENDING Position */
|
||||||
|
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
|
||||||
|
|
||||||
|
#define SCB_ICSR_VECTACTIVE_Pos 0 /*!< SCB ICSR: VECTACTIVE Position */
|
||||||
|
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos) /*!< SCB ICSR: VECTACTIVE Mask */
|
||||||
|
|
||||||
|
/* SCB Application Interrupt and Reset Control Register Definitions */
|
||||||
|
#define SCB_AIRCR_VECTKEY_Pos 16 /*!< SCB AIRCR: VECTKEY Position */
|
||||||
|
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
|
||||||
|
|
||||||
|
#define SCB_AIRCR_VECTKEYSTAT_Pos 16 /*!< SCB AIRCR: VECTKEYSTAT Position */
|
||||||
|
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
|
||||||
|
|
||||||
|
#define SCB_AIRCR_ENDIANESS_Pos 15 /*!< SCB AIRCR: ENDIANESS Position */
|
||||||
|
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
|
||||||
|
|
||||||
|
#define SCB_AIRCR_SYSRESETREQ_Pos 2 /*!< SCB AIRCR: SYSRESETREQ Position */
|
||||||
|
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
|
||||||
|
|
||||||
|
#define SCB_AIRCR_VECTCLRACTIVE_Pos 1 /*!< SCB AIRCR: VECTCLRACTIVE Position */
|
||||||
|
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
|
||||||
|
|
||||||
|
/* SCB System Control Register Definitions */
|
||||||
|
#define SCB_SCR_SEVONPEND_Pos 4 /*!< SCB SCR: SEVONPEND Position */
|
||||||
|
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
|
||||||
|
|
||||||
|
#define SCB_SCR_SLEEPDEEP_Pos 2 /*!< SCB SCR: SLEEPDEEP Position */
|
||||||
|
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
|
||||||
|
|
||||||
|
#define SCB_SCR_SLEEPONEXIT_Pos 1 /*!< SCB SCR: SLEEPONEXIT Position */
|
||||||
|
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
|
||||||
|
|
||||||
|
/* SCB Configuration Control Register Definitions */
|
||||||
|
#define SCB_CCR_STKALIGN_Pos 9 /*!< SCB CCR: STKALIGN Position */
|
||||||
|
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
|
||||||
|
|
||||||
|
#define SCB_CCR_UNALIGN_TRP_Pos 3 /*!< SCB CCR: UNALIGN_TRP Position */
|
||||||
|
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
|
||||||
|
|
||||||
|
/* SCB System Handler Control and State Register Definitions */
|
||||||
|
#define SCB_SHCSR_SVCALLPENDED_Pos 15 /*!< SCB SHCSR: SVCALLPENDED Position */
|
||||||
|
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
|
||||||
|
|
||||||
|
/*@} end of group CMSIS_SCB */
|
||||||
|
|
||||||
|
|
||||||
|
/** \ingroup CMSIS_core_register
|
||||||
|
\defgroup CMSIS_SysTick CMSIS SysTick
|
||||||
|
Type definitions for the Cortex-M System Timer Registers
|
||||||
|
@{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** \brief Structure type to access the System Timer (SysTick).
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
__IO uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
|
||||||
|
__IO uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
|
||||||
|
__IO uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
|
||||||
|
__I uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
|
||||||
|
} SysTick_Type;
|
||||||
|
|
||||||
|
/* SysTick Control / Status Register Definitions */
|
||||||
|
#define SysTick_CTRL_COUNTFLAG_Pos 16 /*!< SysTick CTRL: COUNTFLAG Position */
|
||||||
|
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
|
||||||
|
|
||||||
|
#define SysTick_CTRL_CLKSOURCE_Pos 2 /*!< SysTick CTRL: CLKSOURCE Position */
|
||||||
|
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
|
||||||
|
|
||||||
|
#define SysTick_CTRL_TICKINT_Pos 1 /*!< SysTick CTRL: TICKINT Position */
|
||||||
|
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
|
||||||
|
|
||||||
|
#define SysTick_CTRL_ENABLE_Pos 0 /*!< SysTick CTRL: ENABLE Position */
|
||||||
|
#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos) /*!< SysTick CTRL: ENABLE Mask */
|
||||||
|
|
||||||
|
/* SysTick Reload Register Definitions */
|
||||||
|
#define SysTick_LOAD_RELOAD_Pos 0 /*!< SysTick LOAD: RELOAD Position */
|
||||||
|
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos) /*!< SysTick LOAD: RELOAD Mask */
|
||||||
|
|
||||||
|
/* SysTick Current Register Definitions */
|
||||||
|
#define SysTick_VAL_CURRENT_Pos 0 /*!< SysTick VAL: CURRENT Position */
|
||||||
|
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick VAL: CURRENT Mask */
|
||||||
|
|
||||||
|
/* SysTick Calibration Register Definitions */
|
||||||
|
#define SysTick_CALIB_NOREF_Pos 31 /*!< SysTick CALIB: NOREF Position */
|
||||||
|
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
|
||||||
|
|
||||||
|
#define SysTick_CALIB_SKEW_Pos 30 /*!< SysTick CALIB: SKEW Position */
|
||||||
|
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
|
||||||
|
|
||||||
|
#define SysTick_CALIB_TENMS_Pos 0 /*!< SysTick CALIB: TENMS Position */
|
||||||
|
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos) /*!< SysTick CALIB: TENMS Mask */
|
||||||
|
|
||||||
|
/*@} end of group CMSIS_SysTick */
|
||||||
|
|
||||||
|
|
||||||
|
/** \ingroup CMSIS_core_register
|
||||||
|
\defgroup CMSIS_CoreDebug CMSIS Core Debug
|
||||||
|
Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP
|
||||||
|
and not via processor. Therefore they are not covered by the Cortex-M0 header file.
|
||||||
|
@{
|
||||||
|
*/
|
||||||
|
/*@} end of group CMSIS_CoreDebug */
|
||||||
|
|
||||||
|
|
||||||
|
/** \ingroup CMSIS_core_register
|
||||||
|
@{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Memory mapping of Cortex-M0 Hardware */
|
||||||
|
#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
|
||||||
|
#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */
|
||||||
|
#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
|
||||||
|
#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
|
||||||
|
#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
|
||||||
|
|
||||||
|
#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
|
||||||
|
#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
|
||||||
|
#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
|
||||||
|
|
||||||
|
|
||||||
|
/*@} */
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
/*******************************************************************************
|
||||||
|
* Hardware Abstraction Layer
|
||||||
|
******************************************************************************/
|
||||||
|
/** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
|
||||||
|
Core Function Interface contains:
|
||||||
|
- Core NVIC Functions
|
||||||
|
- Core SysTick Functions
|
||||||
|
- Core Register Access Functions
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
/* ########################## NVIC functions #################################### */
|
||||||
|
/** \ingroup CMSIS_Core_FunctionInterface
|
||||||
|
\defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
|
||||||
|
@{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Interrupt Priorities are WORD accessible only under ARMv6M */
|
||||||
|
/* The following MACROS handle generation of the register offset and byte masks */
|
||||||
|
#define _BIT_SHIFT(IRQn) ( (((uint32_t)(IRQn) ) & 0x03) * 8 )
|
||||||
|
#define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) )
|
||||||
|
#define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) )
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Enable External Interrupt
|
||||||
|
|
||||||
|
This function enables a device specific interrupt in the NVIC interrupt controller.
|
||||||
|
The interrupt number cannot be a negative value.
|
||||||
|
|
||||||
|
\param [in] IRQn Number of the external interrupt to enable
|
||||||
|
*/
|
||||||
|
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
|
||||||
|
{
|
||||||
|
NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Disable External Interrupt
|
||||||
|
|
||||||
|
This function disables a device specific interrupt in the NVIC interrupt controller.
|
||||||
|
The interrupt number cannot be a negative value.
|
||||||
|
|
||||||
|
\param [in] IRQn Number of the external interrupt to disable
|
||||||
|
*/
|
||||||
|
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
|
||||||
|
{
|
||||||
|
NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Pending Interrupt
|
||||||
|
|
||||||
|
This function reads the pending register in the NVIC and returns the pending bit
|
||||||
|
for the specified interrupt.
|
||||||
|
|
||||||
|
\param [in] IRQn Number of the interrupt for get pending
|
||||||
|
\return 0 Interrupt status is not pending
|
||||||
|
\return 1 Interrupt status is pending
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
|
||||||
|
{
|
||||||
|
return((uint32_t) ((NVIC->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Pending Interrupt
|
||||||
|
|
||||||
|
This function sets the pending bit for the specified interrupt.
|
||||||
|
The interrupt number cannot be a negative value.
|
||||||
|
|
||||||
|
\param [in] IRQn Number of the interrupt for set pending
|
||||||
|
*/
|
||||||
|
static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
|
||||||
|
{
|
||||||
|
NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Clear Pending Interrupt
|
||||||
|
|
||||||
|
This function clears the pending bit for the specified interrupt.
|
||||||
|
The interrupt number cannot be a negative value.
|
||||||
|
|
||||||
|
\param [in] IRQn Number of the interrupt for clear pending
|
||||||
|
*/
|
||||||
|
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
|
||||||
|
{
|
||||||
|
NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Interrupt Priority
|
||||||
|
|
||||||
|
This function sets the priority for the specified interrupt. The interrupt
|
||||||
|
number can be positive to specify an external (device specific)
|
||||||
|
interrupt, or negative to specify an internal (core) interrupt.
|
||||||
|
|
||||||
|
Note: The priority cannot be set for every core interrupt.
|
||||||
|
|
||||||
|
\param [in] IRQn Number of the interrupt for set priority
|
||||||
|
\param [in] priority Priority to set
|
||||||
|
*/
|
||||||
|
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
|
||||||
|
{
|
||||||
|
if(IRQn < 0) {
|
||||||
|
SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
|
||||||
|
(((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
|
||||||
|
else {
|
||||||
|
NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
|
||||||
|
(((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Interrupt Priority
|
||||||
|
|
||||||
|
This function reads the priority for the specified interrupt. The interrupt
|
||||||
|
number can be positive to specify an external (device specific)
|
||||||
|
interrupt, or negative to specify an internal (core) interrupt.
|
||||||
|
|
||||||
|
The returned priority value is automatically aligned to the implemented
|
||||||
|
priority bits of the microcontroller.
|
||||||
|
|
||||||
|
\param [in] IRQn Number of the interrupt for get priority
|
||||||
|
\return Interrupt Priority
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
|
||||||
|
{
|
||||||
|
|
||||||
|
if(IRQn < 0) {
|
||||||
|
return((uint32_t)((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for Cortex-M0 system interrupts */
|
||||||
|
else {
|
||||||
|
return((uint32_t)((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) >> (8 - __NVIC_PRIO_BITS))); } /* get priority for device specific interrupts */
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief System Reset
|
||||||
|
|
||||||
|
This function initiate a system reset request to reset the MCU.
|
||||||
|
*/
|
||||||
|
static __INLINE void NVIC_SystemReset(void)
|
||||||
|
{
|
||||||
|
__DSB(); /* Ensure all outstanding memory accesses included
|
||||||
|
buffered write are completed before reset */
|
||||||
|
SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) |
|
||||||
|
SCB_AIRCR_SYSRESETREQ_Msk);
|
||||||
|
__DSB(); /* Ensure completion of memory access */
|
||||||
|
while(1); /* wait until reset */
|
||||||
|
}
|
||||||
|
|
||||||
|
/*@} end of CMSIS_Core_NVICFunctions */
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
/* ################################## SysTick function ############################################ */
|
||||||
|
/** \ingroup CMSIS_Core_FunctionInterface
|
||||||
|
\defgroup CMSIS_Core_SysTickFunctions CMSIS Core SysTick Functions
|
||||||
|
@{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#if (__Vendor_SysTickConfig == 0)
|
||||||
|
|
||||||
|
/** \brief System Tick Configuration
|
||||||
|
|
||||||
|
This function initialises the system tick timer and its interrupt and start the system tick timer.
|
||||||
|
Counter is in free running mode to generate periodical interrupts.
|
||||||
|
|
||||||
|
\param [in] ticks Number of ticks between two interrupts
|
||||||
|
\return 0 Function succeeded
|
||||||
|
\return 1 Function failed
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
|
||||||
|
{
|
||||||
|
if (ticks > SysTick_LOAD_RELOAD_Msk) return (1); /* Reload value impossible */
|
||||||
|
|
||||||
|
SysTick->LOAD = (ticks & SysTick_LOAD_RELOAD_Msk) - 1; /* set reload register */
|
||||||
|
NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1); /* set Priority for Cortex-M0 System Interrupts */
|
||||||
|
SysTick->VAL = 0; /* Load the SysTick Counter Value */
|
||||||
|
SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
|
||||||
|
SysTick_CTRL_TICKINT_Msk |
|
||||||
|
SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
|
||||||
|
return (0); /* Function successful */
|
||||||
|
}
|
||||||
|
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/*@} end of CMSIS_Core_SysTickFunctions */
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
#endif /* __CORE_CM0_H_DEPENDANT */
|
||||||
|
|
||||||
|
#endif /* __CMSIS_GENERIC */
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
@ -0,0 +1,609 @@
|
||||||
|
/**************************************************************************//**
|
||||||
|
* @file core_cmFunc.h
|
||||||
|
* @brief CMSIS Cortex-M Core Function Access Header File
|
||||||
|
* @version V2.10
|
||||||
|
* @date 26. July 2011
|
||||||
|
*
|
||||||
|
* @note
|
||||||
|
* Copyright (C) 2009-2011 ARM Limited. All rights reserved.
|
||||||
|
*
|
||||||
|
* @par
|
||||||
|
* ARM Limited (ARM) is supplying this software for use with Cortex-M
|
||||||
|
* processor based microcontrollers. This file can be freely distributed
|
||||||
|
* within development tools that are supporting such ARM based processors.
|
||||||
|
*
|
||||||
|
* @par
|
||||||
|
* THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
|
||||||
|
* OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
|
||||||
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
|
||||||
|
* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
|
||||||
|
* CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
|
||||||
|
*
|
||||||
|
******************************************************************************/
|
||||||
|
|
||||||
|
#ifndef __CORE_CMFUNC_H
|
||||||
|
#define __CORE_CMFUNC_H
|
||||||
|
|
||||||
|
|
||||||
|
/* ########################### Core Function Access ########################### */
|
||||||
|
/** \ingroup CMSIS_Core_FunctionInterface
|
||||||
|
\defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
|
||||||
|
@{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
|
||||||
|
/* ARM armcc specific functions */
|
||||||
|
|
||||||
|
#if (__ARMCC_VERSION < 400677)
|
||||||
|
#error "Please use ARM Compiler Toolchain V4.0.677 or later!"
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* intrinsic void __enable_irq(); */
|
||||||
|
/* intrinsic void __disable_irq(); */
|
||||||
|
|
||||||
|
/** \brief Get Control Register
|
||||||
|
|
||||||
|
This function returns the content of the Control Register.
|
||||||
|
|
||||||
|
\return Control Register value
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t __get_CONTROL(void)
|
||||||
|
{
|
||||||
|
register uint32_t __regControl __ASM("control");
|
||||||
|
return(__regControl);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Control Register
|
||||||
|
|
||||||
|
This function writes the given value to the Control Register.
|
||||||
|
|
||||||
|
\param [in] control Control Register value to set
|
||||||
|
*/
|
||||||
|
static __INLINE void __set_CONTROL(uint32_t control)
|
||||||
|
{
|
||||||
|
register uint32_t __regControl __ASM("control");
|
||||||
|
__regControl = control;
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get ISPR Register
|
||||||
|
|
||||||
|
This function returns the content of the ISPR Register.
|
||||||
|
|
||||||
|
\return ISPR Register value
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t __get_IPSR(void)
|
||||||
|
{
|
||||||
|
register uint32_t __regIPSR __ASM("ipsr");
|
||||||
|
return(__regIPSR);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get APSR Register
|
||||||
|
|
||||||
|
This function returns the content of the APSR Register.
|
||||||
|
|
||||||
|
\return APSR Register value
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t __get_APSR(void)
|
||||||
|
{
|
||||||
|
register uint32_t __regAPSR __ASM("apsr");
|
||||||
|
return(__regAPSR);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get xPSR Register
|
||||||
|
|
||||||
|
This function returns the content of the xPSR Register.
|
||||||
|
|
||||||
|
\return xPSR Register value
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t __get_xPSR(void)
|
||||||
|
{
|
||||||
|
register uint32_t __regXPSR __ASM("xpsr");
|
||||||
|
return(__regXPSR);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Process Stack Pointer
|
||||||
|
|
||||||
|
This function returns the current value of the Process Stack Pointer (PSP).
|
||||||
|
|
||||||
|
\return PSP Register value
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t __get_PSP(void)
|
||||||
|
{
|
||||||
|
register uint32_t __regProcessStackPointer __ASM("psp");
|
||||||
|
return(__regProcessStackPointer);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Process Stack Pointer
|
||||||
|
|
||||||
|
This function assigns the given value to the Process Stack Pointer (PSP).
|
||||||
|
|
||||||
|
\param [in] topOfProcStack Process Stack Pointer value to set
|
||||||
|
*/
|
||||||
|
static __INLINE void __set_PSP(uint32_t topOfProcStack)
|
||||||
|
{
|
||||||
|
register uint32_t __regProcessStackPointer __ASM("psp");
|
||||||
|
__regProcessStackPointer = topOfProcStack;
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Main Stack Pointer
|
||||||
|
|
||||||
|
This function returns the current value of the Main Stack Pointer (MSP).
|
||||||
|
|
||||||
|
\return MSP Register value
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t __get_MSP(void)
|
||||||
|
{
|
||||||
|
register uint32_t __regMainStackPointer __ASM("msp");
|
||||||
|
return(__regMainStackPointer);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Main Stack Pointer
|
||||||
|
|
||||||
|
This function assigns the given value to the Main Stack Pointer (MSP).
|
||||||
|
|
||||||
|
\param [in] topOfMainStack Main Stack Pointer value to set
|
||||||
|
*/
|
||||||
|
static __INLINE void __set_MSP(uint32_t topOfMainStack)
|
||||||
|
{
|
||||||
|
register uint32_t __regMainStackPointer __ASM("msp");
|
||||||
|
__regMainStackPointer = topOfMainStack;
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Priority Mask
|
||||||
|
|
||||||
|
This function returns the current state of the priority mask bit from the Priority Mask Register.
|
||||||
|
|
||||||
|
\return Priority Mask value
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t __get_PRIMASK(void)
|
||||||
|
{
|
||||||
|
register uint32_t __regPriMask __ASM("primask");
|
||||||
|
return(__regPriMask);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Priority Mask
|
||||||
|
|
||||||
|
This function assigns the given value to the Priority Mask Register.
|
||||||
|
|
||||||
|
\param [in] priMask Priority Mask
|
||||||
|
*/
|
||||||
|
static __INLINE void __set_PRIMASK(uint32_t priMask)
|
||||||
|
{
|
||||||
|
register uint32_t __regPriMask __ASM("primask");
|
||||||
|
__regPriMask = (priMask);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
#if (__CORTEX_M >= 0x03)
|
||||||
|
|
||||||
|
/** \brief Enable FIQ
|
||||||
|
|
||||||
|
This function enables FIQ interrupts by clearing the F-bit in the CPSR.
|
||||||
|
Can only be executed in Privileged modes.
|
||||||
|
*/
|
||||||
|
#define __enable_fault_irq __enable_fiq
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Disable FIQ
|
||||||
|
|
||||||
|
This function disables FIQ interrupts by setting the F-bit in the CPSR.
|
||||||
|
Can only be executed in Privileged modes.
|
||||||
|
*/
|
||||||
|
#define __disable_fault_irq __disable_fiq
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Base Priority
|
||||||
|
|
||||||
|
This function returns the current value of the Base Priority register.
|
||||||
|
|
||||||
|
\return Base Priority register value
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t __get_BASEPRI(void)
|
||||||
|
{
|
||||||
|
register uint32_t __regBasePri __ASM("basepri");
|
||||||
|
return(__regBasePri);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Base Priority
|
||||||
|
|
||||||
|
This function assigns the given value to the Base Priority register.
|
||||||
|
|
||||||
|
\param [in] basePri Base Priority value to set
|
||||||
|
*/
|
||||||
|
static __INLINE void __set_BASEPRI(uint32_t basePri)
|
||||||
|
{
|
||||||
|
register uint32_t __regBasePri __ASM("basepri");
|
||||||
|
__regBasePri = (basePri & 0xff);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Fault Mask
|
||||||
|
|
||||||
|
This function returns the current value of the Fault Mask register.
|
||||||
|
|
||||||
|
\return Fault Mask register value
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t __get_FAULTMASK(void)
|
||||||
|
{
|
||||||
|
register uint32_t __regFaultMask __ASM("faultmask");
|
||||||
|
return(__regFaultMask);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Fault Mask
|
||||||
|
|
||||||
|
This function assigns the given value to the Fault Mask register.
|
||||||
|
|
||||||
|
\param [in] faultMask Fault Mask value to set
|
||||||
|
*/
|
||||||
|
static __INLINE void __set_FAULTMASK(uint32_t faultMask)
|
||||||
|
{
|
||||||
|
register uint32_t __regFaultMask __ASM("faultmask");
|
||||||
|
__regFaultMask = (faultMask & (uint32_t)1);
|
||||||
|
}
|
||||||
|
|
||||||
|
#endif /* (__CORTEX_M >= 0x03) */
|
||||||
|
|
||||||
|
|
||||||
|
#if (__CORTEX_M == 0x04)
|
||||||
|
|
||||||
|
/** \brief Get FPSCR
|
||||||
|
|
||||||
|
This function returns the current value of the Floating Point Status/Control register.
|
||||||
|
|
||||||
|
\return Floating Point Status/Control register value
|
||||||
|
*/
|
||||||
|
static __INLINE uint32_t __get_FPSCR(void)
|
||||||
|
{
|
||||||
|
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
|
||||||
|
register uint32_t __regfpscr __ASM("fpscr");
|
||||||
|
return(__regfpscr);
|
||||||
|
#else
|
||||||
|
return(0);
|
||||||
|
#endif
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set FPSCR
|
||||||
|
|
||||||
|
This function assigns the given value to the Floating Point Status/Control register.
|
||||||
|
|
||||||
|
\param [in] fpscr Floating Point Status/Control value to set
|
||||||
|
*/
|
||||||
|
static __INLINE void __set_FPSCR(uint32_t fpscr)
|
||||||
|
{
|
||||||
|
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
|
||||||
|
register uint32_t __regfpscr __ASM("fpscr");
|
||||||
|
__regfpscr = (fpscr);
|
||||||
|
#endif
|
||||||
|
}
|
||||||
|
|
||||||
|
#endif /* (__CORTEX_M == 0x04) */
|
||||||
|
|
||||||
|
|
||||||
|
#elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
|
||||||
|
/* IAR iccarm specific functions */
|
||||||
|
|
||||||
|
#include <cmsis_iar.h>
|
||||||
|
|
||||||
|
#elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
|
||||||
|
/* GNU gcc specific functions */
|
||||||
|
|
||||||
|
/** \brief Enable IRQ Interrupts
|
||||||
|
|
||||||
|
This function enables IRQ interrupts by clearing the I-bit in the CPSR.
|
||||||
|
Can only be executed in Privileged modes.
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)
|
||||||
|
{
|
||||||
|
__ASM volatile ("cpsie i");
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Disable IRQ Interrupts
|
||||||
|
|
||||||
|
This function disables IRQ interrupts by setting the I-bit in the CPSR.
|
||||||
|
Can only be executed in Privileged modes.
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)
|
||||||
|
{
|
||||||
|
__ASM volatile ("cpsid i");
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Control Register
|
||||||
|
|
||||||
|
This function returns the content of the Control Register.
|
||||||
|
|
||||||
|
\return Control Register value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_CONTROL(void)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("MRS %0, control" : "=r" (result) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Control Register
|
||||||
|
|
||||||
|
This function writes the given value to the Control Register.
|
||||||
|
|
||||||
|
\param [in] control Control Register value to set
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __set_CONTROL(uint32_t control)
|
||||||
|
{
|
||||||
|
__ASM volatile ("MSR control, %0" : : "r" (control) );
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get ISPR Register
|
||||||
|
|
||||||
|
This function returns the content of the ISPR Register.
|
||||||
|
|
||||||
|
\return ISPR Register value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_IPSR(void)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get APSR Register
|
||||||
|
|
||||||
|
This function returns the content of the APSR Register.
|
||||||
|
|
||||||
|
\return APSR Register value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_APSR(void)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("MRS %0, apsr" : "=r" (result) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get xPSR Register
|
||||||
|
|
||||||
|
This function returns the content of the xPSR Register.
|
||||||
|
|
||||||
|
\return xPSR Register value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_xPSR(void)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("MRS %0, xpsr" : "=r" (result) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Process Stack Pointer
|
||||||
|
|
||||||
|
This function returns the current value of the Process Stack Pointer (PSP).
|
||||||
|
|
||||||
|
\return PSP Register value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PSP(void)
|
||||||
|
{
|
||||||
|
register uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("MRS %0, psp\n" : "=r" (result) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Process Stack Pointer
|
||||||
|
|
||||||
|
This function assigns the given value to the Process Stack Pointer (PSP).
|
||||||
|
|
||||||
|
\param [in] topOfProcStack Process Stack Pointer value to set
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __set_PSP(uint32_t topOfProcStack)
|
||||||
|
{
|
||||||
|
__ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) );
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Main Stack Pointer
|
||||||
|
|
||||||
|
This function returns the current value of the Main Stack Pointer (MSP).
|
||||||
|
|
||||||
|
\return MSP Register value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)
|
||||||
|
{
|
||||||
|
register uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("MRS %0, msp\n" : "=r" (result) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Main Stack Pointer
|
||||||
|
|
||||||
|
This function assigns the given value to the Main Stack Pointer (MSP).
|
||||||
|
|
||||||
|
\param [in] topOfMainStack Main Stack Pointer value to set
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __set_MSP(uint32_t topOfMainStack)
|
||||||
|
{
|
||||||
|
__ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) );
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Priority Mask
|
||||||
|
|
||||||
|
This function returns the current state of the priority mask bit from the Priority Mask Register.
|
||||||
|
|
||||||
|
\return Priority Mask value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_PRIMASK(void)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("MRS %0, primask" : "=r" (result) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Priority Mask
|
||||||
|
|
||||||
|
This function assigns the given value to the Priority Mask Register.
|
||||||
|
|
||||||
|
\param [in] priMask Priority Mask
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __set_PRIMASK(uint32_t priMask)
|
||||||
|
{
|
||||||
|
__ASM volatile ("MSR primask, %0" : : "r" (priMask) );
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
#if (__CORTEX_M >= 0x03)
|
||||||
|
|
||||||
|
/** \brief Enable FIQ
|
||||||
|
|
||||||
|
This function enables FIQ interrupts by clearing the F-bit in the CPSR.
|
||||||
|
Can only be executed in Privileged modes.
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __enable_fault_irq(void)
|
||||||
|
{
|
||||||
|
__ASM volatile ("cpsie f");
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Disable FIQ
|
||||||
|
|
||||||
|
This function disables FIQ interrupts by setting the F-bit in the CPSR.
|
||||||
|
Can only be executed in Privileged modes.
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __disable_fault_irq(void)
|
||||||
|
{
|
||||||
|
__ASM volatile ("cpsid f");
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Base Priority
|
||||||
|
|
||||||
|
This function returns the current value of the Base Priority register.
|
||||||
|
|
||||||
|
\return Base Priority register value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_BASEPRI(void)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Base Priority
|
||||||
|
|
||||||
|
This function assigns the given value to the Base Priority register.
|
||||||
|
|
||||||
|
\param [in] basePri Base Priority value to set
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __set_BASEPRI(uint32_t value)
|
||||||
|
{
|
||||||
|
__ASM volatile ("MSR basepri, %0" : : "r" (value) );
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Get Fault Mask
|
||||||
|
|
||||||
|
This function returns the current value of the Fault Mask register.
|
||||||
|
|
||||||
|
\return Fault Mask register value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FAULTMASK(void)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("MRS %0, faultmask" : "=r" (result) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set Fault Mask
|
||||||
|
|
||||||
|
This function assigns the given value to the Fault Mask register.
|
||||||
|
|
||||||
|
\param [in] faultMask Fault Mask value to set
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __set_FAULTMASK(uint32_t faultMask)
|
||||||
|
{
|
||||||
|
__ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
|
||||||
|
}
|
||||||
|
|
||||||
|
#endif /* (__CORTEX_M >= 0x03) */
|
||||||
|
|
||||||
|
|
||||||
|
#if (__CORTEX_M == 0x04)
|
||||||
|
|
||||||
|
/** \brief Get FPSCR
|
||||||
|
|
||||||
|
This function returns the current value of the Floating Point Status/Control register.
|
||||||
|
|
||||||
|
\return Floating Point Status/Control register value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_FPSCR(void)
|
||||||
|
{
|
||||||
|
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
|
||||||
|
return(result);
|
||||||
|
#else
|
||||||
|
return(0);
|
||||||
|
#endif
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Set FPSCR
|
||||||
|
|
||||||
|
This function assigns the given value to the Floating Point Status/Control register.
|
||||||
|
|
||||||
|
\param [in] fpscr Floating Point Status/Control value to set
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __set_FPSCR(uint32_t fpscr)
|
||||||
|
{
|
||||||
|
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
|
||||||
|
__ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) );
|
||||||
|
#endif
|
||||||
|
}
|
||||||
|
|
||||||
|
#endif /* (__CORTEX_M == 0x04) */
|
||||||
|
|
||||||
|
|
||||||
|
#elif defined ( __TASKING__ ) /*------------------ TASKING Compiler --------------*/
|
||||||
|
/* TASKING carm specific functions */
|
||||||
|
|
||||||
|
/*
|
||||||
|
* The CMSIS functions have been implemented as intrinsics in the compiler.
|
||||||
|
* Please use "carm -?i" to get an up to date list of all instrinsics,
|
||||||
|
* Including the CMSIS ones.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/*@} end of CMSIS_Core_RegAccFunctions */
|
||||||
|
|
||||||
|
|
||||||
|
#endif /* __CORE_CMFUNC_H */
|
||||||
|
|
@ -0,0 +1,585 @@
|
||||||
|
/**************************************************************************//**
|
||||||
|
* @file core_cmInstr.h
|
||||||
|
* @brief CMSIS Cortex-M Core Instruction Access Header File
|
||||||
|
* @version V2.10
|
||||||
|
* @date 19. July 2011
|
||||||
|
*
|
||||||
|
* @note
|
||||||
|
* Copyright (C) 2009-2011 ARM Limited. All rights reserved.
|
||||||
|
*
|
||||||
|
* @par
|
||||||
|
* ARM Limited (ARM) is supplying this software for use with Cortex-M
|
||||||
|
* processor based microcontrollers. This file can be freely distributed
|
||||||
|
* within development tools that are supporting such ARM based processors.
|
||||||
|
*
|
||||||
|
* @par
|
||||||
|
* THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
|
||||||
|
* OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
|
||||||
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
|
||||||
|
* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
|
||||||
|
* CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
|
||||||
|
*
|
||||||
|
******************************************************************************/
|
||||||
|
|
||||||
|
#ifndef __CORE_CMINSTR_H
|
||||||
|
#define __CORE_CMINSTR_H
|
||||||
|
|
||||||
|
|
||||||
|
/* ########################## Core Instruction Access ######################### */
|
||||||
|
/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
|
||||||
|
Access to dedicated instructions
|
||||||
|
@{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
|
||||||
|
/* ARM armcc specific functions */
|
||||||
|
|
||||||
|
#if (__ARMCC_VERSION < 400677)
|
||||||
|
#error "Please use ARM Compiler Toolchain V4.0.677 or later!"
|
||||||
|
#endif
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief No Operation
|
||||||
|
|
||||||
|
No Operation does nothing. This instruction can be used for code alignment purposes.
|
||||||
|
*/
|
||||||
|
#define __NOP __nop
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Wait For Interrupt
|
||||||
|
|
||||||
|
Wait For Interrupt is a hint instruction that suspends execution
|
||||||
|
until one of a number of events occurs.
|
||||||
|
*/
|
||||||
|
#define __WFI __wfi
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Wait For Event
|
||||||
|
|
||||||
|
Wait For Event is a hint instruction that permits the processor to enter
|
||||||
|
a low-power state until one of a number of events occurs.
|
||||||
|
*/
|
||||||
|
#define __WFE __wfe
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Send Event
|
||||||
|
|
||||||
|
Send Event is a hint instruction. It causes an event to be signaled to the CPU.
|
||||||
|
*/
|
||||||
|
#define __SEV __sev
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Instruction Synchronization Barrier
|
||||||
|
|
||||||
|
Instruction Synchronization Barrier flushes the pipeline in the processor,
|
||||||
|
so that all instructions following the ISB are fetched from cache or
|
||||||
|
memory, after the instruction has been completed.
|
||||||
|
*/
|
||||||
|
#define __ISB() __isb(0xF)
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Data Synchronization Barrier
|
||||||
|
|
||||||
|
This function acts as a special kind of Data Memory Barrier.
|
||||||
|
It completes when all explicit memory accesses before this instruction complete.
|
||||||
|
*/
|
||||||
|
#define __DSB() __dsb(0xF)
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Data Memory Barrier
|
||||||
|
|
||||||
|
This function ensures the apparent order of the explicit memory operations before
|
||||||
|
and after the instruction, without ensuring their completion.
|
||||||
|
*/
|
||||||
|
#define __DMB() __dmb(0xF)
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Reverse byte order (32 bit)
|
||||||
|
|
||||||
|
This function reverses the byte order in integer value.
|
||||||
|
|
||||||
|
\param [in] value Value to reverse
|
||||||
|
\return Reversed value
|
||||||
|
*/
|
||||||
|
#define __REV __rev
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Reverse byte order (16 bit)
|
||||||
|
|
||||||
|
This function reverses the byte order in two unsigned short values.
|
||||||
|
|
||||||
|
\param [in] value Value to reverse
|
||||||
|
\return Reversed value
|
||||||
|
*/
|
||||||
|
static __INLINE __ASM uint32_t __REV16(uint32_t value)
|
||||||
|
{
|
||||||
|
rev16 r0, r0
|
||||||
|
bx lr
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Reverse byte order in signed short value
|
||||||
|
|
||||||
|
This function reverses the byte order in a signed short value with sign extension to integer.
|
||||||
|
|
||||||
|
\param [in] value Value to reverse
|
||||||
|
\return Reversed value
|
||||||
|
*/
|
||||||
|
static __INLINE __ASM int32_t __REVSH(int32_t value)
|
||||||
|
{
|
||||||
|
revsh r0, r0
|
||||||
|
bx lr
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
#if (__CORTEX_M >= 0x03)
|
||||||
|
|
||||||
|
/** \brief Reverse bit order of value
|
||||||
|
|
||||||
|
This function reverses the bit order of the given value.
|
||||||
|
|
||||||
|
\param [in] value Value to reverse
|
||||||
|
\return Reversed value
|
||||||
|
*/
|
||||||
|
#define __RBIT __rbit
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief LDR Exclusive (8 bit)
|
||||||
|
|
||||||
|
This function performs a exclusive LDR command for 8 bit value.
|
||||||
|
|
||||||
|
\param [in] ptr Pointer to data
|
||||||
|
\return value of type uint8_t at (*ptr)
|
||||||
|
*/
|
||||||
|
#define __LDREXB(ptr) ((uint8_t ) __ldrex(ptr))
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief LDR Exclusive (16 bit)
|
||||||
|
|
||||||
|
This function performs a exclusive LDR command for 16 bit values.
|
||||||
|
|
||||||
|
\param [in] ptr Pointer to data
|
||||||
|
\return value of type uint16_t at (*ptr)
|
||||||
|
*/
|
||||||
|
#define __LDREXH(ptr) ((uint16_t) __ldrex(ptr))
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief LDR Exclusive (32 bit)
|
||||||
|
|
||||||
|
This function performs a exclusive LDR command for 32 bit values.
|
||||||
|
|
||||||
|
\param [in] ptr Pointer to data
|
||||||
|
\return value of type uint32_t at (*ptr)
|
||||||
|
*/
|
||||||
|
#define __LDREXW(ptr) ((uint32_t ) __ldrex(ptr))
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief STR Exclusive (8 bit)
|
||||||
|
|
||||||
|
This function performs a exclusive STR command for 8 bit values.
|
||||||
|
|
||||||
|
\param [in] value Value to store
|
||||||
|
\param [in] ptr Pointer to location
|
||||||
|
\return 0 Function succeeded
|
||||||
|
\return 1 Function failed
|
||||||
|
*/
|
||||||
|
#define __STREXB(value, ptr) __strex(value, ptr)
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief STR Exclusive (16 bit)
|
||||||
|
|
||||||
|
This function performs a exclusive STR command for 16 bit values.
|
||||||
|
|
||||||
|
\param [in] value Value to store
|
||||||
|
\param [in] ptr Pointer to location
|
||||||
|
\return 0 Function succeeded
|
||||||
|
\return 1 Function failed
|
||||||
|
*/
|
||||||
|
#define __STREXH(value, ptr) __strex(value, ptr)
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief STR Exclusive (32 bit)
|
||||||
|
|
||||||
|
This function performs a exclusive STR command for 32 bit values.
|
||||||
|
|
||||||
|
\param [in] value Value to store
|
||||||
|
\param [in] ptr Pointer to location
|
||||||
|
\return 0 Function succeeded
|
||||||
|
\return 1 Function failed
|
||||||
|
*/
|
||||||
|
#define __STREXW(value, ptr) __strex(value, ptr)
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Remove the exclusive lock
|
||||||
|
|
||||||
|
This function removes the exclusive lock which is created by LDREX.
|
||||||
|
|
||||||
|
*/
|
||||||
|
#define __CLREX __clrex
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Signed Saturate
|
||||||
|
|
||||||
|
This function saturates a signed value.
|
||||||
|
|
||||||
|
\param [in] value Value to be saturated
|
||||||
|
\param [in] sat Bit position to saturate to (1..32)
|
||||||
|
\return Saturated value
|
||||||
|
*/
|
||||||
|
#define __SSAT __ssat
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Unsigned Saturate
|
||||||
|
|
||||||
|
This function saturates an unsigned value.
|
||||||
|
|
||||||
|
\param [in] value Value to be saturated
|
||||||
|
\param [in] sat Bit position to saturate to (0..31)
|
||||||
|
\return Saturated value
|
||||||
|
*/
|
||||||
|
#define __USAT __usat
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Count leading zeros
|
||||||
|
|
||||||
|
This function counts the number of leading zeros of a data value.
|
||||||
|
|
||||||
|
\param [in] value Value to count the leading zeros
|
||||||
|
\return number of leading zeros in value
|
||||||
|
*/
|
||||||
|
#define __CLZ __clz
|
||||||
|
|
||||||
|
#endif /* (__CORTEX_M >= 0x03) */
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
#elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
|
||||||
|
/* IAR iccarm specific functions */
|
||||||
|
|
||||||
|
#include <cmsis_iar.h>
|
||||||
|
|
||||||
|
|
||||||
|
#elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
|
||||||
|
/* GNU gcc specific functions */
|
||||||
|
|
||||||
|
/** \brief No Operation
|
||||||
|
|
||||||
|
No Operation does nothing. This instruction can be used for code alignment purposes.
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
|
||||||
|
{
|
||||||
|
__ASM volatile ("nop");
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Wait For Interrupt
|
||||||
|
|
||||||
|
Wait For Interrupt is a hint instruction that suspends execution
|
||||||
|
until one of a number of events occurs.
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
|
||||||
|
{
|
||||||
|
__ASM volatile ("wfi");
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Wait For Event
|
||||||
|
|
||||||
|
Wait For Event is a hint instruction that permits the processor to enter
|
||||||
|
a low-power state until one of a number of events occurs.
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __WFE(void)
|
||||||
|
{
|
||||||
|
__ASM volatile ("wfe");
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Send Event
|
||||||
|
|
||||||
|
Send Event is a hint instruction. It causes an event to be signaled to the CPU.
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __SEV(void)
|
||||||
|
{
|
||||||
|
__ASM volatile ("sev");
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Instruction Synchronization Barrier
|
||||||
|
|
||||||
|
Instruction Synchronization Barrier flushes the pipeline in the processor,
|
||||||
|
so that all instructions following the ISB are fetched from cache or
|
||||||
|
memory, after the instruction has been completed.
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __ISB(void)
|
||||||
|
{
|
||||||
|
__ASM volatile ("isb");
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Data Synchronization Barrier
|
||||||
|
|
||||||
|
This function acts as a special kind of Data Memory Barrier.
|
||||||
|
It completes when all explicit memory accesses before this instruction complete.
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __DSB(void)
|
||||||
|
{
|
||||||
|
__ASM volatile ("dsb");
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Data Memory Barrier
|
||||||
|
|
||||||
|
This function ensures the apparent order of the explicit memory operations before
|
||||||
|
and after the instruction, without ensuring their completion.
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __DMB(void)
|
||||||
|
{
|
||||||
|
__ASM volatile ("dmb");
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Reverse byte order (32 bit)
|
||||||
|
|
||||||
|
This function reverses the byte order in integer value.
|
||||||
|
|
||||||
|
\param [in] value Value to reverse
|
||||||
|
\return Reversed value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Reverse byte order (16 bit)
|
||||||
|
|
||||||
|
This function reverses the byte order in two unsigned short values.
|
||||||
|
|
||||||
|
\param [in] value Value to reverse
|
||||||
|
\return Reversed value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV16(uint32_t value)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Reverse byte order in signed short value
|
||||||
|
|
||||||
|
This function reverses the byte order in a signed short value with sign extension to integer.
|
||||||
|
|
||||||
|
\param [in] value Value to reverse
|
||||||
|
\return Reversed value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE int32_t __REVSH(int32_t value)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
#if (__CORTEX_M >= 0x03)
|
||||||
|
|
||||||
|
/** \brief Reverse bit order of value
|
||||||
|
|
||||||
|
This function reverses the bit order of the given value.
|
||||||
|
|
||||||
|
\param [in] value Value to reverse
|
||||||
|
\return Reversed value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __RBIT(uint32_t value)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief LDR Exclusive (8 bit)
|
||||||
|
|
||||||
|
This function performs a exclusive LDR command for 8 bit value.
|
||||||
|
|
||||||
|
\param [in] ptr Pointer to data
|
||||||
|
\return value of type uint8_t at (*ptr)
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint8_t __LDREXB(volatile uint8_t *addr)
|
||||||
|
{
|
||||||
|
uint8_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief LDR Exclusive (16 bit)
|
||||||
|
|
||||||
|
This function performs a exclusive LDR command for 16 bit values.
|
||||||
|
|
||||||
|
\param [in] ptr Pointer to data
|
||||||
|
\return value of type uint16_t at (*ptr)
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint16_t __LDREXH(volatile uint16_t *addr)
|
||||||
|
{
|
||||||
|
uint16_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief LDR Exclusive (32 bit)
|
||||||
|
|
||||||
|
This function performs a exclusive LDR command for 32 bit values.
|
||||||
|
|
||||||
|
\param [in] ptr Pointer to data
|
||||||
|
\return value of type uint32_t at (*ptr)
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __LDREXW(volatile uint32_t *addr)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief STR Exclusive (8 bit)
|
||||||
|
|
||||||
|
This function performs a exclusive STR command for 8 bit values.
|
||||||
|
|
||||||
|
\param [in] value Value to store
|
||||||
|
\param [in] ptr Pointer to location
|
||||||
|
\return 0 Function succeeded
|
||||||
|
\return 1 Function failed
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief STR Exclusive (16 bit)
|
||||||
|
|
||||||
|
This function performs a exclusive STR command for 16 bit values.
|
||||||
|
|
||||||
|
\param [in] value Value to store
|
||||||
|
\param [in] ptr Pointer to location
|
||||||
|
\return 0 Function succeeded
|
||||||
|
\return 1 Function failed
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief STR Exclusive (32 bit)
|
||||||
|
|
||||||
|
This function performs a exclusive STR command for 32 bit values.
|
||||||
|
|
||||||
|
\param [in] value Value to store
|
||||||
|
\param [in] ptr Pointer to location
|
||||||
|
\return 0 Function succeeded
|
||||||
|
\return 1 Function failed
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Remove the exclusive lock
|
||||||
|
|
||||||
|
This function removes the exclusive lock which is created by LDREX.
|
||||||
|
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE void __CLREX(void)
|
||||||
|
{
|
||||||
|
__ASM volatile ("clrex");
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Signed Saturate
|
||||||
|
|
||||||
|
This function saturates a signed value.
|
||||||
|
|
||||||
|
\param [in] value Value to be saturated
|
||||||
|
\param [in] sat Bit position to saturate to (1..32)
|
||||||
|
\return Saturated value
|
||||||
|
*/
|
||||||
|
#define __SSAT(ARG1,ARG2) \
|
||||||
|
({ \
|
||||||
|
uint32_t __RES, __ARG1 = (ARG1); \
|
||||||
|
__ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
|
||||||
|
__RES; \
|
||||||
|
})
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Unsigned Saturate
|
||||||
|
|
||||||
|
This function saturates an unsigned value.
|
||||||
|
|
||||||
|
\param [in] value Value to be saturated
|
||||||
|
\param [in] sat Bit position to saturate to (0..31)
|
||||||
|
\return Saturated value
|
||||||
|
*/
|
||||||
|
#define __USAT(ARG1,ARG2) \
|
||||||
|
({ \
|
||||||
|
uint32_t __RES, __ARG1 = (ARG1); \
|
||||||
|
__ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \
|
||||||
|
__RES; \
|
||||||
|
})
|
||||||
|
|
||||||
|
|
||||||
|
/** \brief Count leading zeros
|
||||||
|
|
||||||
|
This function counts the number of leading zeros of a data value.
|
||||||
|
|
||||||
|
\param [in] value Value to count the leading zeros
|
||||||
|
\return number of leading zeros in value
|
||||||
|
*/
|
||||||
|
__attribute__( ( always_inline ) ) static __INLINE uint8_t __CLZ(uint32_t value)
|
||||||
|
{
|
||||||
|
uint8_t result;
|
||||||
|
|
||||||
|
__ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
|
||||||
|
return(result);
|
||||||
|
}
|
||||||
|
|
||||||
|
#endif /* (__CORTEX_M >= 0x03) */
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
#elif defined ( __TASKING__ ) /*------------------ TASKING Compiler --------------*/
|
||||||
|
/* TASKING carm specific functions */
|
||||||
|
|
||||||
|
/*
|
||||||
|
* The CMSIS functions have been implemented as intrinsics in the compiler.
|
||||||
|
* Please use "carm -?i" to get an up to date list of all intrinsics,
|
||||||
|
* Including the CMSIS ones.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
|
||||||
|
|
||||||
|
#endif /* __CORE_CMINSTR_H */
|
||||||
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,83 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file Project/STM32F0xx_StdPeriph_Templates/stm32f0xx_conf.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.1
|
||||||
|
* @date 17-January-2014
|
||||||
|
* @brief Library configuration file.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_CONF_H
|
||||||
|
#define __STM32F0XX_CONF_H
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
/* Comment the line below to disable peripheral header file inclusion */
|
||||||
|
#include "stm32f0xx_adc.h"
|
||||||
|
#include "stm32f0xx_can.h"
|
||||||
|
#include "stm32f0xx_cec.h"
|
||||||
|
#include "stm32f0xx_crc.h"
|
||||||
|
#include "stm32f0xx_crs.h"
|
||||||
|
#include "stm32f0xx_comp.h"
|
||||||
|
#include "stm32f0xx_dac.h"
|
||||||
|
#include "stm32f0xx_dbgmcu.h"
|
||||||
|
#include "stm32f0xx_dma.h"
|
||||||
|
#include "stm32f0xx_exti.h"
|
||||||
|
#include "stm32f0xx_flash.h"
|
||||||
|
#include "stm32f0xx_gpio.h"
|
||||||
|
#include "stm32f0xx_syscfg.h"
|
||||||
|
#include "stm32f0xx_i2c.h"
|
||||||
|
#include "stm32f0xx_iwdg.h"
|
||||||
|
#include "stm32f0xx_pwr.h"
|
||||||
|
#include "stm32f0xx_rcc.h"
|
||||||
|
#include "stm32f0xx_rtc.h"
|
||||||
|
#include "stm32f0xx_spi.h"
|
||||||
|
#include "stm32f0xx_tim.h"
|
||||||
|
#include "stm32f0xx_usart.h"
|
||||||
|
#include "stm32f0xx_wwdg.h"
|
||||||
|
#include "stm32f0xx_misc.h" /* High level functions for NVIC and SysTick (add-on to CMSIS functions) */
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
/* Uncomment the line below to expanse the "assert_param" macro in the
|
||||||
|
Standard Peripheral Library drivers code */
|
||||||
|
/* #define USE_FULL_ASSERT 1 */
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
#ifdef USE_FULL_ASSERT
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief The assert_param macro is used for function's parameters check.
|
||||||
|
* @param expr: If expr is false, it calls assert_failed function which reports
|
||||||
|
* the name of the source file and the source line number of the call
|
||||||
|
* that failed. If expr is true, it returns no value.
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
#define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__))
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
void assert_failed(uint8_t* file, uint32_t line);
|
||||||
|
#else
|
||||||
|
#define assert_param(expr) ((void)0)
|
||||||
|
#endif /* USE_FULL_ASSERT */
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_CONF_H */
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,383 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file system_stm32f0xx.c
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.0.0
|
||||||
|
* @date 23-March-2012
|
||||||
|
* @brief CMSIS Cortex-M0 Device Peripheral Access Layer System Source File.
|
||||||
|
* This file contains the system clock configuration for STM32F0xx devices,
|
||||||
|
* and is customized for use with STM32F0-DISCOVERY Kit.
|
||||||
|
* The STM32F0xx is configured to run at 48 MHz, following the three
|
||||||
|
* configuration below:
|
||||||
|
* - PLL_SOURCE_HSI (default): HSI (~8MHz) used to clock the PLL, and
|
||||||
|
* the PLL is used as system clock source.
|
||||||
|
* - PLL_SOURCE_HSE : HSE (8MHz) used to clock the PLL, and
|
||||||
|
* the PLL is used as system clock source.
|
||||||
|
* - PLL_SOURCE_HSE_BYPASS : HSE bypassed with an external clock
|
||||||
|
* (8MHz, coming from ST-Link) used to clock
|
||||||
|
* the PLL, and the PLL is used as system
|
||||||
|
* clock source.
|
||||||
|
*
|
||||||
|
*
|
||||||
|
* 1. This file provides two functions and one global variable to be called from
|
||||||
|
* user application:
|
||||||
|
* - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
|
||||||
|
* and Divider factors, AHB/APBx prescalers and Flash settings),
|
||||||
|
* depending on the configuration selected (see above).
|
||||||
|
* This function is called at startup just after reset and
|
||||||
|
* before branch to main program. This call is made inside
|
||||||
|
* the "startup_stm32f0xx.s" file.
|
||||||
|
*
|
||||||
|
* - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
|
||||||
|
* by the user application to setup the SysTick
|
||||||
|
* timer or configure other parameters.
|
||||||
|
*
|
||||||
|
* - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
|
||||||
|
* be called whenever the core clock is changed
|
||||||
|
* during program execution.
|
||||||
|
*
|
||||||
|
* 2. After each device reset the HSI (8 MHz Range) is used as system clock source.
|
||||||
|
* Then SystemInit() function is called, in "startup_stm32f0xx.s" file, to
|
||||||
|
* configure the system clock before to branch to main program.
|
||||||
|
*
|
||||||
|
* 3. If the system clock source selected by user fails to startup, the SystemInit()
|
||||||
|
* function will do nothing and HSI still used as system clock source. User can
|
||||||
|
* add some code to deal with this issue inside the SetSysClock() function.
|
||||||
|
*
|
||||||
|
* 4. The default value of HSE crystal is set to 8MHz, refer to "HSE_VALUE" define
|
||||||
|
* in "stm32f0xx.h" file. When HSE is used as system clock source, directly or
|
||||||
|
* through PLL, and you are using different crystal you have to adapt the HSE
|
||||||
|
* value to your own configuration.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2012 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup CMSIS
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup stm32f0xx_system
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_System_Private_Includes
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_System_Private_TypesDefinitions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_System_Private_Defines
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Select the PLL clock source */
|
||||||
|
|
||||||
|
#define PLL_SOURCE_HSI // HSI (~8MHz) used to clock the PLL, and the PLL is used as system clock source
|
||||||
|
//#define PLL_SOURCE_HSE // HSE (8MHz) used to clock the PLL, and the PLL is used as system clock source
|
||||||
|
//#define PLL_SOURCE_HSE_BYPASS // HSE bypassed with an external clock (8MHz, coming from ST-Link) used to clock
|
||||||
|
// the PLL, and the PLL is used as system clock source
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_System_Private_Macros
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_System_Private_Variables
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
uint32_t SystemCoreClock = 48000000;
|
||||||
|
__I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_System_Private_FunctionPrototypes
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
static void SetSysClock(void);
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_System_Private_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Setup the microcontroller system.
|
||||||
|
* Initialize the Embedded Flash Interface, the PLL and update the
|
||||||
|
* SystemCoreClock variable.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void SystemInit (void)
|
||||||
|
{
|
||||||
|
/* Set HSION bit */
|
||||||
|
RCC->CR |= (uint32_t)0x00000001;
|
||||||
|
|
||||||
|
/* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
|
||||||
|
RCC->CFGR &= (uint32_t)0xF8FFB80C;
|
||||||
|
|
||||||
|
/* Reset HSEON, CSSON and PLLON bits */
|
||||||
|
RCC->CR &= (uint32_t)0xFEF6FFFF;
|
||||||
|
|
||||||
|
/* Reset HSEBYP bit */
|
||||||
|
RCC->CR &= (uint32_t)0xFFFBFFFF;
|
||||||
|
|
||||||
|
/* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
|
||||||
|
RCC->CFGR &= (uint32_t)0xFFC0FFFF;
|
||||||
|
|
||||||
|
/* Reset PREDIV1[3:0] bits */
|
||||||
|
RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
|
||||||
|
|
||||||
|
/* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
|
||||||
|
RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
|
||||||
|
|
||||||
|
/* Reset HSI14 bit */
|
||||||
|
RCC->CR2 &= (uint32_t)0xFFFFFFFE;
|
||||||
|
|
||||||
|
/* Disable all interrupts */
|
||||||
|
RCC->CIR = 0x00000000;
|
||||||
|
|
||||||
|
/* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
|
||||||
|
SetSysClock();
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Update SystemCoreClock according to Clock Register Values
|
||||||
|
* The SystemCoreClock variable contains the core clock (HCLK), it can
|
||||||
|
* be used by the user application to setup the SysTick timer or configure
|
||||||
|
* other parameters.
|
||||||
|
*
|
||||||
|
* @note Each time the core clock (HCLK) changes, this function must be called
|
||||||
|
* to update SystemCoreClock variable value. Otherwise, any configuration
|
||||||
|
* based on this variable will be incorrect.
|
||||||
|
*
|
||||||
|
* @note - The system frequency computed by this function is not the real
|
||||||
|
* frequency in the chip. It is calculated based on the predefined
|
||||||
|
* constant and the selected clock source:
|
||||||
|
*
|
||||||
|
* - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
|
||||||
|
*
|
||||||
|
* - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
|
||||||
|
*
|
||||||
|
* - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
|
||||||
|
* or HSI_VALUE(*) multiplied/divided by the PLL factors.
|
||||||
|
*
|
||||||
|
* (*) HSI_VALUE is a constant defined in stm32f0xx.h file (default value
|
||||||
|
* 8 MHz) but the real value may vary depending on the variations
|
||||||
|
* in voltage and temperature.
|
||||||
|
*
|
||||||
|
* (**) HSE_VALUE is a constant defined in stm32f0xx.h file (default value
|
||||||
|
* 8 MHz), user has to ensure that HSE_VALUE is same as the real
|
||||||
|
* frequency of the crystal used. Otherwise, this function may
|
||||||
|
* have wrong result.
|
||||||
|
*
|
||||||
|
* - The result of this function could be not correct when using fractional
|
||||||
|
* value for HSE crystal.
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
void SystemCoreClockUpdate (void)
|
||||||
|
{
|
||||||
|
uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0;
|
||||||
|
|
||||||
|
/* Get SYSCLK source -------------------------------------------------------*/
|
||||||
|
tmp = RCC->CFGR & RCC_CFGR_SWS;
|
||||||
|
|
||||||
|
switch (tmp)
|
||||||
|
{
|
||||||
|
case 0x00: /* HSI used as system clock */
|
||||||
|
SystemCoreClock = HSI_VALUE;
|
||||||
|
break;
|
||||||
|
case 0x04: /* HSE used as system clock */
|
||||||
|
SystemCoreClock = HSE_VALUE;
|
||||||
|
break;
|
||||||
|
case 0x08: /* PLL used as system clock */
|
||||||
|
/* Get PLL clock source and multiplication factor ----------------------*/
|
||||||
|
pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
|
||||||
|
pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
|
||||||
|
pllmull = ( pllmull >> 18) + 2;
|
||||||
|
|
||||||
|
if (pllsource == 0x00)
|
||||||
|
{
|
||||||
|
/* HSI oscillator clock divided by 2 selected as PLL clock entry */
|
||||||
|
SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
|
||||||
|
/* HSE oscillator clock selected as PREDIV1 clock entry */
|
||||||
|
SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
|
||||||
|
}
|
||||||
|
break;
|
||||||
|
default: /* HSI used as system clock */
|
||||||
|
SystemCoreClock = HSI_VALUE;
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
/* Compute HCLK clock frequency ----------------*/
|
||||||
|
/* Get HCLK prescaler */
|
||||||
|
tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
|
||||||
|
/* HCLK clock frequency */
|
||||||
|
SystemCoreClock >>= tmp;
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Configures the System clock frequency, AHB/APBx prescalers and Flash
|
||||||
|
* settings.
|
||||||
|
* @note This function should be called only once the RCC clock configuration
|
||||||
|
* is reset to the default reset state (done in SystemInit() function).
|
||||||
|
* @param None
|
||||||
|
* @retval None
|
||||||
|
*/
|
||||||
|
__IO uint32_t StartUpCounter = 0, HSEStatus = 0;
|
||||||
|
static void SetSysClock(void)
|
||||||
|
{
|
||||||
|
/* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/
|
||||||
|
#if defined (PLL_SOURCE_HSI)
|
||||||
|
/* At this stage the HSI is already enabled */
|
||||||
|
|
||||||
|
/* Enable Prefetch Buffer and set Flash Latency */
|
||||||
|
FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
|
||||||
|
|
||||||
|
/* HCLK = SYSCLK */
|
||||||
|
RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
|
||||||
|
|
||||||
|
/* PCLK = HCLK */
|
||||||
|
RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
|
||||||
|
|
||||||
|
/* PLL configuration = (HSI/2) * 12 = ~48 MHz */
|
||||||
|
RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
|
||||||
|
RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL12);
|
||||||
|
|
||||||
|
/* Enable PLL */
|
||||||
|
RCC->CR |= RCC_CR_PLLON;
|
||||||
|
|
||||||
|
/* Wait till PLL is ready */
|
||||||
|
while((RCC->CR & RCC_CR_PLLRDY) == 0)
|
||||||
|
{
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Select PLL as system clock source */
|
||||||
|
RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
|
||||||
|
RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
|
||||||
|
|
||||||
|
/* Wait till PLL is used as system clock source */
|
||||||
|
while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
|
||||||
|
{
|
||||||
|
}
|
||||||
|
#else
|
||||||
|
#if defined (PLL_SOURCE_HSE)
|
||||||
|
/* Enable HSE */
|
||||||
|
RCC->CR |= ((uint32_t)RCC_CR_HSEON);
|
||||||
|
#elif defined (PLL_SOURCE_HSE_BYPASS)
|
||||||
|
/* HSE oscillator bypassed with external clock */
|
||||||
|
RCC->CR |= (uint32_t)(RCC_CR_HSEON | RCC_CR_HSEBYP);
|
||||||
|
#endif /* PLL_SOURCE_HSE */
|
||||||
|
|
||||||
|
/* Wait till HSE is ready and if Time out is reached exit */
|
||||||
|
do
|
||||||
|
{
|
||||||
|
HSEStatus = RCC->CR & RCC_CR_HSERDY;
|
||||||
|
StartUpCounter++;
|
||||||
|
} while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
|
||||||
|
|
||||||
|
if ((RCC->CR & RCC_CR_HSERDY) != RESET)
|
||||||
|
{
|
||||||
|
HSEStatus = (uint32_t)0x01;
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
HSEStatus = (uint32_t)0x00;
|
||||||
|
}
|
||||||
|
|
||||||
|
if (HSEStatus == (uint32_t)0x01)
|
||||||
|
{
|
||||||
|
/* Enable Prefetch Buffer and set Flash Latency */
|
||||||
|
FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
|
||||||
|
|
||||||
|
/* HCLK = SYSCLK */
|
||||||
|
RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
|
||||||
|
|
||||||
|
/* PCLK = HCLK */
|
||||||
|
RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
|
||||||
|
|
||||||
|
/* PLL configuration = HSE * 6 = 48 MHz */
|
||||||
|
RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
|
||||||
|
RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL6);
|
||||||
|
|
||||||
|
/* Enable PLL */
|
||||||
|
RCC->CR |= RCC_CR_PLLON;
|
||||||
|
|
||||||
|
/* Wait till PLL is ready */
|
||||||
|
while((RCC->CR & RCC_CR_PLLRDY) == 0)
|
||||||
|
{
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Select PLL as system clock source */
|
||||||
|
RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
|
||||||
|
RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
|
||||||
|
|
||||||
|
/* Wait till PLL is used as system clock source */
|
||||||
|
while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
|
||||||
|
{
|
||||||
|
}
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{ /* If HSE fails to start-up, the application will have wrong clock
|
||||||
|
configuration. User can add here some code to deal with this error */
|
||||||
|
}
|
||||||
|
#endif /* PLL_SOURCE_HSI */
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,104 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file system_stm32f0xx.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.1
|
||||||
|
* @date 17-January-2014
|
||||||
|
* @brief CMSIS Cortex-M0 Device Peripheral Access Layer System Header File.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup CMSIS
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup stm32f0xx_system
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief Define to prevent recursive inclusion
|
||||||
|
*/
|
||||||
|
#ifndef __SYSTEM_STM32F0XX_H
|
||||||
|
#define __SYSTEM_STM32F0XX_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_System_Includes
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_System_Exported_types
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_System_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_System_Exported_Macros
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_System_Exported_Functions
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
extern void SystemInit(void);
|
||||||
|
extern void SystemCoreClockUpdate(void);
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__SYSTEM_STM32F0XX_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,114 @@
|
||||||
|
/************************************************************************************//**
|
||||||
|
* \file Demo\ARMCM0_STM32_Discovery_STM32F051_IAR\Boot\main.c
|
||||||
|
* \brief Bootloader application source file.
|
||||||
|
* \ingroup Boot_ARMCM0_STM32_Discovery_STM32F051_IAR
|
||||||
|
* \internal
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* C O P Y R I G H T
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* Copyright (c) 2016 by Feaser http://www.feaser.com All rights reserved
|
||||||
|
*
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* L I C E N S E
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* This file is part of OpenBLT. OpenBLT is free software: you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as published by the Free
|
||||||
|
* Software Foundation, either version 3 of the License, or (at your option) any later
|
||||||
|
* version.
|
||||||
|
*
|
||||||
|
* OpenBLT is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
|
||||||
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
||||||
|
* PURPOSE. See the GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License along with OpenBLT.
|
||||||
|
* If not, see <http://www.gnu.org/licenses/>.
|
||||||
|
*
|
||||||
|
* A special exception to the GPL is included to allow you to distribute a combined work
|
||||||
|
* that includes OpenBLT without being obliged to provide the source code for any
|
||||||
|
* proprietary components. The exception text is included at the bottom of the license
|
||||||
|
* file <license.html>.
|
||||||
|
*
|
||||||
|
* \endinternal
|
||||||
|
****************************************************************************************/
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Include files
|
||||||
|
****************************************************************************************/
|
||||||
|
#include "boot.h" /* bootloader generic header */
|
||||||
|
#include "stm32f0xx.h" /* for STM32F0 registers and drivers */
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Function prototypes
|
||||||
|
****************************************************************************************/
|
||||||
|
static void Init(void);
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief This is the entry point for the bootloader application and is called
|
||||||
|
** by the reset interrupt vector after the C-startup routines executed.
|
||||||
|
** \return None.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void main(void)
|
||||||
|
{
|
||||||
|
/* initialize the microcontroller */
|
||||||
|
Init();
|
||||||
|
/* initialize the bootloader */
|
||||||
|
BootInit();
|
||||||
|
|
||||||
|
/* start the infinite program loop */
|
||||||
|
while (1)
|
||||||
|
{
|
||||||
|
/* run the bootloader task */
|
||||||
|
BootTask();
|
||||||
|
}
|
||||||
|
} /*** end of main ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Initializes the microcontroller.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
static void Init(void)
|
||||||
|
{
|
||||||
|
GPIO_InitTypeDef GPIO_InitStructure;
|
||||||
|
|
||||||
|
/* enable the GPIO LED clock */
|
||||||
|
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
|
||||||
|
/* enable the USART2 clock */
|
||||||
|
RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2,ENABLE);
|
||||||
|
/* enable the USART2 Tx/Rx and pushbutton GPIO clock */
|
||||||
|
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
|
||||||
|
|
||||||
|
/* configure the GPIO_LED pin */
|
||||||
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
|
||||||
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
|
||||||
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
|
||||||
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
||||||
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
|
||||||
|
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
||||||
|
/* turn the LED off */
|
||||||
|
GPIO_ResetBits(GPIOC, GPIO_Pin_8);
|
||||||
|
|
||||||
|
/* configure the pushbutton pin as input */
|
||||||
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
|
||||||
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
|
||||||
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
|
||||||
|
GPIO_Init(GPIOA, &GPIO_InitStructure);
|
||||||
|
|
||||||
|
/* configure alternate function for the USART2 Tx/Rx pins */
|
||||||
|
GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_1);
|
||||||
|
GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_1);
|
||||||
|
/* Configure USART2 pins: Rx (PA2) and Tx (PA3) */
|
||||||
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
|
||||||
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
||||||
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
|
||||||
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
|
||||||
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
|
||||||
|
GPIO_Init(GPIOA, &GPIO_InitStructure);
|
||||||
|
} /*** end of Init ***/
|
||||||
|
|
||||||
|
|
||||||
|
/*********************************** end of main.c *************************************/
|
||||||
Binary file not shown.
|
|
@ -0,0 +1,174 @@
|
||||||
|
S01A000064656D6F70726F675F73746D3332663035312E7372656399
|
||||||
|
S3150800200028050020012A0008372300089B25000818
|
||||||
|
S3150800201000000000000000000000000000000000B2
|
||||||
|
S315080020200000000000000000000000003B2A000835
|
||||||
|
S315080020300000000000000000472A0008A928000840
|
||||||
|
S31508002040692A00086B2A00086D2A00086F2A00080A
|
||||||
|
S31508002050712A0008732A0008752A0008772A0008DA
|
||||||
|
S31508002060792A00087B2A00087D2A00087F2A0008AA
|
||||||
|
S31508002070812A0008832A0008852A0008872A00087A
|
||||||
|
S31508002080892A00088B2A0008000000008D2A00080B
|
||||||
|
S315080020908F2A0008912A0008932A0008952A000822
|
||||||
|
S315080020A0972A0008992A00089B2A00089D2A0008F2
|
||||||
|
S315080020B09F2A000800000000A12A0008000000006E
|
||||||
|
S315080020C0EE11AA55F8B504000021002500220020CB
|
||||||
|
S315080020D0009000230020664E36680C2737403900EA
|
||||||
|
S315080020E0002906D0042907D0082908D00C2925D0AC
|
||||||
|
S315080020F027E07149216026E06F49216023E05C48AA
|
||||||
|
S315080021000068F025AD03054059480068C022520210
|
||||||
|
S315080021100240AD0CAD1C002A03D16848454328008F
|
||||||
|
S315080021200AE0674800680007000F401C00906248F4
|
||||||
|
S31508002130009900F0D3F86843206004E06249216002
|
||||||
|
S3150800214001E05D4921604A490A68F0211140090900
|
||||||
|
S315080021505C4A535C2168D940616045490A68E021B8
|
||||||
|
S31508002160C9001140090A574A535C6168D940A16001
|
||||||
|
S3150800217048490968C90502D45449E1600AE03C495E
|
||||||
|
S315080021800968490403D4A1684908E16002E0A16826
|
||||||
|
S315080021908908E1603F490968490602D44C4921612A
|
||||||
|
S315080021A002E08021090221613A490968C90602D478
|
||||||
|
S315080021B04149616101E02168616136490968890719
|
||||||
|
S315080021C0890F002902D1A168A1611AE0314909687D
|
||||||
|
S315080021D08907890F012902D12168A16111E02D49DA
|
||||||
|
S315080021E009688907890F022903D180210902A1619B
|
||||||
|
S315080021F007E0284909688907890F032901D12E496B
|
||||||
|
S31508002200A16124490968C02292020A40002A02D123
|
||||||
|
S31508002210A168E16123E01F490968C02292020A40C9
|
||||||
|
S31508002220802149028A4202D12168E16117E01949F1
|
||||||
|
S315080022300968C02292020A40802189028A4203D193
|
||||||
|
S3150800224080210902E1610AE012490968C022920266
|
||||||
|
S315080022500A40C02189028A4201D11749E1610D4924
|
||||||
|
S315080022600968090602D41848206200E02062F1BD18
|
||||||
|
S315080022700410024000B5C9B2002905D015490968FD
|
||||||
|
S3150800228008431449086004E0124909688143114863
|
||||||
|
S31508002290016000BD3010024000B5C9B2002905D062
|
||||||
|
S315080022A00D49096808430C49086004E00A490968A9
|
||||||
|
S315080022B081430948016000BD00127A0000093D000B
|
||||||
|
S315080022C02C100240C0000020006CDC02809FD50064
|
||||||
|
S315080022D012800000141002401C100240094210D05F
|
||||||
|
S315080022E088420BD30122002300185B418B4200D39E
|
||||||
|
S315080022F05B1A5241F8D319001000704701000020FC
|
||||||
|
S31508002300704708B500F016F808BD38B40121002258
|
||||||
|
S315080023100368001D002B0BD00468001D0C4202D078
|
||||||
|
S315080023204D466D1E64192260241D1B1FF0D0FAE766
|
||||||
|
S3150800233032BC70477047FEE700B5BFF34F8F4B4876
|
||||||
|
S315080023404B490160BFF34F8FFEE780B500F009F8EF
|
||||||
|
S3150800235001BD80B500F047F801BD80B5FFF7ECFF79
|
||||||
|
S3150800236001BD00B589B0012180208002FFF794FFE6
|
||||||
|
S31508002370012180208002FFF77DFF012202219020A3
|
||||||
|
S31508002380C00500F0D5F8012203219020C00500F011
|
||||||
|
S31508002390CFF80C2000906846032141716846022157
|
||||||
|
S315080023A0017168460021817168460121C17169463B
|
||||||
|
S315080023B09020C00500F066F8E12000020290002097
|
||||||
|
S315080023C003900020049000200590002007900C2020
|
||||||
|
S315080023D0069002A9274800F0E1F80121254800F0F7
|
||||||
|
S315080023E03FF909B000BD80B52348007800280BD115
|
||||||
|
S315080023F0224800F02BF8012827D11F480121017037
|
||||||
|
S315080024001F480021017020E01D4800781B49081864
|
||||||
|
S31508002410401C00F01BF8012817D119480078401C09
|
||||||
|
S3150800242017490870164800781449097888420CD16B
|
||||||
|
S3150800243011480021017011484078FF2805D10F483E
|
||||||
|
S315080024408078002801D1FFF788FF01BD10B5040088
|
||||||
|
S315080024502021084800F022F9012805D1054800F096
|
||||||
|
S3150800246011F92070012000E0002010BD0CED00E0FD
|
||||||
|
S315080024700400FA050044004021010020D400002091
|
||||||
|
S315080024802001002070B500220023002400252A0020
|
||||||
|
S3150800249046E0012393400C681C409C423FD10B79CF
|
||||||
|
S315080024A0012B02D00B79022B19D18368032415005E
|
||||||
|
S315080024B002267543AC40A343836083684C791500B4
|
||||||
|
S315080024C002267543AC401C438460838801249440EB
|
||||||
|
S315080024D0A343838083888C7994401C438480036853
|
||||||
|
S315080024E00324150002267543AC40A3430360036822
|
||||||
|
S315080024F00C79150002267543AC401C430460C3687A
|
||||||
|
S315080025000324150002267543AC40A343C360C36881
|
||||||
|
S31508002510CC79150002267543AC401C43C460521C96
|
||||||
|
S31508002520102AB6D370BD89B281617047018570479C
|
||||||
|
S31508002530F0B4140000220023E4B20D006D076D0FFD
|
||||||
|
S3150800254004267543AC40220089B20C00E410042529
|
||||||
|
S315080025506C43051989B20C00E41004267443041967
|
||||||
|
S31508002560266A0F27BC460C006407640F04277C43C1
|
||||||
|
S315080025706746A740BE432E6289B20C00E4100425C4
|
||||||
|
S315080025806C430419246A2243130089B2C910042231
|
||||||
|
S31508002590514340180362F0BC7047FEE7F0B589B0B6
|
||||||
|
S315080025A005000F0000240026002128680122904318
|
||||||
|
S315080025B02860686801000800344901400800B968C5
|
||||||
|
S315080025C00143696029680800314901400B007868B1
|
||||||
|
S315080025D0FA6802433969114319432960A968080052
|
||||||
|
S315080025E02C490140080079690143A9606846FFF74C
|
||||||
|
S315080025F069FD2248854201D1069E05E020488542AC
|
||||||
|
S3150800260001D1079E00E0029E286800040CD502202E
|
||||||
|
S3150800261070433968FFF762FE040002204643300023
|
||||||
|
S315080026203968FFF75BFE08E030003968FFF756FEA9
|
||||||
|
S31508002630040030003968FFF751FE386840088142C7
|
||||||
|
S3150800264000D3641C2868000407D520004008410709
|
||||||
|
S31508002650490F114820400C000443AC8109B0F0BD75
|
||||||
|
S3150800266000B5C9B2002904D0016801220A430260F4
|
||||||
|
S3150800267003E0016801229143016000BD0038014072
|
||||||
|
S3150800268000440040808CC005C00D7047FFCFFFFF97
|
||||||
|
S31508002690F3E9FFFFFFFCFFFFF0FF000000B50200B3
|
||||||
|
S315080026A00020D2691140002901D0012000E0002055
|
||||||
|
S315080026B0C0B200BD80B536480068012101433448E0
|
||||||
|
S315080026C001603448006834490140324801603048A6
|
||||||
|
S315080026D00068324901402E4801602D48006830499B
|
||||||
|
S315080026E001402B4801602B4800682E4901402948C3
|
||||||
|
S315080026F001602D4800680F2188432B4908602B4844
|
||||||
|
S3150800270000682B490140294801602A4800680121D0
|
||||||
|
S3150800271088432849086028480021016000F001F82C
|
||||||
|
S3150800272001BD00B52548112101601A4819490968F3
|
||||||
|
S315080027300160184817490968016016480068204969
|
||||||
|
S3150800274001401448016013480068A0218903014329
|
||||||
|
S31508002750104801600E4800688021490401430C486E
|
||||||
|
S3150800276001600B4800688001FBD50A480068032110
|
||||||
|
S31508002770884308490860074800680221014305485C
|
||||||
|
S315080027800160044800680C2101400829F9D100BD00
|
||||||
|
S3150800279000100240041002400CB8FFF8FFFFF6FED6
|
||||||
|
S315080027A0FFFFFBFFFFFFC0FF2C1002403010024066
|
||||||
|
S315080027B0ACFEFFFF34100240081002400020024021
|
||||||
|
S315080027C0FF7FC0FFF0B502000B0052B2002A21D5E8
|
||||||
|
S315080027D052B21007000F08388008042148433549CB
|
||||||
|
S315080027E052B21407240F083CA40804256C43314D43
|
||||||
|
S315080027F02C59FF259607B60F08277E43B540AC43EC
|
||||||
|
S315080028009B01DBB29207920F08256A439340234344
|
||||||
|
S315080028100B501CE052B21000800804214843264998
|
||||||
|
S315080028200858FF219407A40F08256C43A140884344
|
||||||
|
S315080028309901C9B293079B0F082463439940014342
|
||||||
|
S3150800284052B210008008042250431B4A1150F0BDB2
|
||||||
|
S3150800285080B580214904884201D3012010E0000296
|
||||||
|
S31508002860000A401E1549086003210020C043FFF7EF
|
||||||
|
S31508002870A9FF1348002101601248072101600020C2
|
||||||
|
S3150800288002BD80B510480068FA218900FFF726FDC9
|
||||||
|
S31508002890FFF7DEFF002000F001F801BD0B490860D4
|
||||||
|
S315080028A070470A480068704708480068401C07498E
|
||||||
|
S315080028B0086070471CED00E000E400E014E000E06A
|
||||||
|
S315080028C018E000E010E000E0D00000201C01002025
|
||||||
|
S315080028D000B583B0012180200003FFF7CBFC8020E0
|
||||||
|
S315080028E080000090684601210171684600218171C7
|
||||||
|
S315080028F068460321417168460021C1716946164838
|
||||||
|
S31508002900FFF7C0FD802189001348FFF70FFE07BDBA
|
||||||
|
S3150800291010B5FFF7C6FF040010480068201AFA2110
|
||||||
|
S315080029204900884216D30E480078002808D10C487A
|
||||||
|
S3150800293001210170802189000748FFF7F4FD07E0AF
|
||||||
|
S31508002940074800210170802189000348FFF7EEFD42
|
||||||
|
S315080029500248046010BD0000000800481801002065
|
||||||
|
S315080029602201002038B401210268001D002A0FD078
|
||||||
|
S315080029700368C318446808300C4202D04D466D1EE1
|
||||||
|
S3150800298064191D6825601B1D241D121FECD0F8E76D
|
||||||
|
S3150800299032BC704710B5074979441831064C7C4457
|
||||||
|
S315080029A0163404E0081D0A68891888470100A14200
|
||||||
|
S315080029B0F8D110BD08000000280000004FF9FFFFFD
|
||||||
|
S315080029C050000000D40000200000000099FFFFFF1F
|
||||||
|
S315080029D014000000D0000000C00000200000000025
|
||||||
|
S315080029E080B500F007F8FFF7B0FCFFF791FFFFF797
|
||||||
|
S315080029F0B0FCFAE780B5FFF76BFFFFF742FF01BDB2
|
||||||
|
S31508002A0002488546024880470248004728050020B4
|
||||||
|
S31508002A10B52600085D2A000800F009F8002801D04C
|
||||||
|
S31508002A20FFF7B8FF0020FFF7DBFF00F002F80120F0
|
||||||
|
S31508002A30704780B500F002F801BDFEE70746384644
|
||||||
|
S31508002A4000F002F8FBE7FEE780B5C046C046024A3A
|
||||||
|
S31508002A5011001820ABBEFBE726000200C046C046A0
|
||||||
|
S31508002A60C046C046FFF7D8FFFEE7FEE7FEE7FEE7EB
|
||||||
|
S31508002A70FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE720
|
||||||
|
S31508002A80FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE710
|
||||||
|
S31508002A90FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE700
|
||||||
|
S31508002AA0FEE700000000000001020304010203041F
|
||||||
|
S30D08002AB006070809006CDC02A8
|
||||||
|
S70508002A5D6B
|
||||||
|
|
@ -0,0 +1,208 @@
|
||||||
|
/************************************************************************************//**
|
||||||
|
* \file Demo\ARMCM0_STM32_Discovery_STM32F051_IAR\Prog\boot.c
|
||||||
|
* \brief Demo program bootloader interface source file.
|
||||||
|
* \ingroup Prog_ARMCM0_STM32_Discovery_STM32F051_IAR
|
||||||
|
* \internal
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* C O P Y R I G H T
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* Copyright (c) 2016 by Feaser http://www.feaser.com All rights reserved
|
||||||
|
*
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* L I C E N S E
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* This file is part of OpenBLT. OpenBLT is free software: you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as published by the Free
|
||||||
|
* Software Foundation, either version 3 of the License, or (at your option) any later
|
||||||
|
* version.
|
||||||
|
*
|
||||||
|
* OpenBLT is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
|
||||||
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
||||||
|
* PURPOSE. See the GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License along with OpenBLT.
|
||||||
|
* If not, see <http://www.gnu.org/licenses/>.
|
||||||
|
*
|
||||||
|
* A special exception to the GPL is included to allow you to distribute a combined work
|
||||||
|
* that includes OpenBLT without being obliged to provide the source code for any
|
||||||
|
* proprietary components. The exception text is included at the bottom of the license
|
||||||
|
* file <license.html>.
|
||||||
|
*
|
||||||
|
* \endinternal
|
||||||
|
****************************************************************************************/
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Include files
|
||||||
|
****************************************************************************************/
|
||||||
|
#include "header.h" /* generic header */
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Function prototypes
|
||||||
|
****************************************************************************************/
|
||||||
|
#if (BOOT_COM_UART_ENABLE > 0)
|
||||||
|
static void BootComUartInit(void);
|
||||||
|
static void BootComUartCheckActivationRequest(void);
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Initializes the communication interface.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void BootComInit(void)
|
||||||
|
{
|
||||||
|
#if (BOOT_COM_UART_ENABLE > 0)
|
||||||
|
BootComUartInit();
|
||||||
|
#endif
|
||||||
|
} /*** end of BootComInit ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Receives the CONNECT request from the host, which indicates that the
|
||||||
|
** bootloader should be activated and, if so, activates it.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void BootComCheckActivationRequest(void)
|
||||||
|
{
|
||||||
|
#if (BOOT_COM_UART_ENABLE > 0)
|
||||||
|
BootComUartCheckActivationRequest();
|
||||||
|
#endif
|
||||||
|
} /*** end of BootComCheckActivationRequest ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Bootloader activation function.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void BootActivate(void)
|
||||||
|
{
|
||||||
|
/* perform software reset to activate the bootoader again */
|
||||||
|
NVIC_SystemReset();
|
||||||
|
} /*** end of BootActivate ***/
|
||||||
|
|
||||||
|
|
||||||
|
#if (BOOT_COM_UART_ENABLE > 0)
|
||||||
|
/****************************************************************************************
|
||||||
|
* U N I V E R S A L A S Y N C H R O N O U S R X T X I N T E R F A C E
|
||||||
|
****************************************************************************************/
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Function prototypes
|
||||||
|
****************************************************************************************/
|
||||||
|
static unsigned char UartReceiveByte(unsigned char *data);
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Initializes the UART communication interface.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
static void BootComUartInit(void)
|
||||||
|
{
|
||||||
|
GPIO_InitTypeDef GPIO_InitStructure;
|
||||||
|
USART_InitTypeDef USART_InitStructure;
|
||||||
|
|
||||||
|
/* enable UART peripheral clock */
|
||||||
|
RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2,ENABLE);
|
||||||
|
/* enable GPIO peripheral clock for transmitter and receiver pins */
|
||||||
|
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
|
||||||
|
/* configure alternate function for the USART2 Tx/Rx pins */
|
||||||
|
GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_1);
|
||||||
|
GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_1);
|
||||||
|
/* Configure USART2 pins: Rx (PA2) and Tx (PA3) */
|
||||||
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
|
||||||
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
||||||
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
|
||||||
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
|
||||||
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
|
||||||
|
GPIO_Init(GPIOA, &GPIO_InitStructure);
|
||||||
|
/* configure UART communication parameters */
|
||||||
|
USART_InitStructure.USART_BaudRate = BOOT_COM_UART_BAUDRATE;
|
||||||
|
USART_InitStructure.USART_WordLength = USART_WordLength_8b;
|
||||||
|
USART_InitStructure.USART_StopBits = USART_StopBits_1;
|
||||||
|
USART_InitStructure.USART_Parity = USART_Parity_No;
|
||||||
|
USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
|
||||||
|
USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
|
||||||
|
USART_Init(USART2, &USART_InitStructure);
|
||||||
|
/* enable UART */
|
||||||
|
USART_Cmd(USART2, ENABLE);
|
||||||
|
} /*** end of BootComUartInit ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Receives the CONNECT request from the host, which indicates that the
|
||||||
|
** bootloader should be activated and, if so, activates it.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
static void BootComUartCheckActivationRequest(void)
|
||||||
|
{
|
||||||
|
static unsigned char xcpCtoReqPacket[BOOT_COM_UART_RX_MAX_DATA+1];
|
||||||
|
static unsigned char xcpCtoRxLength;
|
||||||
|
static unsigned char xcpCtoRxInProgress = 0;
|
||||||
|
|
||||||
|
/* start of cto packet received? */
|
||||||
|
if (xcpCtoRxInProgress == 0)
|
||||||
|
{
|
||||||
|
/* store the message length when received */
|
||||||
|
if (UartReceiveByte(&xcpCtoReqPacket[0]) == 1)
|
||||||
|
{
|
||||||
|
/* indicate that a cto packet is being received */
|
||||||
|
xcpCtoRxInProgress = 1;
|
||||||
|
|
||||||
|
/* reset packet data count */
|
||||||
|
xcpCtoRxLength = 0;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
/* store the next packet byte */
|
||||||
|
if (UartReceiveByte(&xcpCtoReqPacket[xcpCtoRxLength+1]) == 1)
|
||||||
|
{
|
||||||
|
/* increment the packet data count */
|
||||||
|
xcpCtoRxLength++;
|
||||||
|
|
||||||
|
/* check to see if the entire packet was received */
|
||||||
|
if (xcpCtoRxLength == xcpCtoReqPacket[0])
|
||||||
|
{
|
||||||
|
/* done with cto packet reception */
|
||||||
|
xcpCtoRxInProgress = 0;
|
||||||
|
|
||||||
|
/* check if this was an XCP CONNECT command */
|
||||||
|
if ((xcpCtoReqPacket[1] == 0xff) && (xcpCtoReqPacket[2] == 0x00))
|
||||||
|
{
|
||||||
|
/* connection request received so start the bootloader */
|
||||||
|
BootActivate();
|
||||||
|
}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
} /*** end of BootComUartCheckActivationRequest ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Receives a communication interface byte if one is present.
|
||||||
|
** \param data Pointer to byte where the data is to be stored.
|
||||||
|
** \return 1 if a byte was received, 0 otherwise.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
static unsigned char UartReceiveByte(unsigned char *data)
|
||||||
|
{
|
||||||
|
/* check flag to see if a byte was received */
|
||||||
|
if (USART_GetFlagStatus(USART2, USART_FLAG_RXNE) == SET)
|
||||||
|
{
|
||||||
|
/* retrieve and store the newly received byte */
|
||||||
|
*data = (unsigned char)USART_ReceiveData(USART2);
|
||||||
|
/* all done */
|
||||||
|
return 1;
|
||||||
|
}
|
||||||
|
/* still here to no new byte received */
|
||||||
|
return 0;
|
||||||
|
} /*** end of UartReceiveByte ***/
|
||||||
|
#endif /* BOOT_COM_UART_ENABLE > 0 */
|
||||||
|
|
||||||
|
|
||||||
|
/*********************************** end of boot.c *************************************/
|
||||||
|
|
@ -0,0 +1,45 @@
|
||||||
|
/************************************************************************************//**
|
||||||
|
* \file Demo\ARMCM0_STM32_Discovery_STM32F051_IAR\Prog\boot.h
|
||||||
|
* \brief Demo program bootloader interface header file.
|
||||||
|
* \ingroup Prog_ARMCM0_STM32_Discovery_STM32F051_IAR
|
||||||
|
* \internal
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* C O P Y R I G H T
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* Copyright (c) 2016 by Feaser http://www.feaser.com All rights reserved
|
||||||
|
*
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* L I C E N S E
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* This file is part of OpenBLT. OpenBLT is free software: you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as published by the Free
|
||||||
|
* Software Foundation, either version 3 of the License, or (at your option) any later
|
||||||
|
* version.
|
||||||
|
*
|
||||||
|
* OpenBLT is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
|
||||||
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
||||||
|
* PURPOSE. See the GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License along with OpenBLT.
|
||||||
|
* If not, see <http://www.gnu.org/licenses/>.
|
||||||
|
*
|
||||||
|
* A special exception to the GPL is included to allow you to distribute a combined work
|
||||||
|
* that includes OpenBLT without being obliged to provide the source code for any
|
||||||
|
* proprietary components. The exception text is included at the bottom of the license
|
||||||
|
* file <license.html>.
|
||||||
|
*
|
||||||
|
* \endinternal
|
||||||
|
****************************************************************************************/
|
||||||
|
#ifndef BOOT_H
|
||||||
|
#define BOOT_H
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Function prototypes
|
||||||
|
****************************************************************************************/
|
||||||
|
void BootComInit(void);
|
||||||
|
void BootComCheckActivationRequest(void);
|
||||||
|
void BootActivate(void);
|
||||||
|
|
||||||
|
|
||||||
|
#endif /* BOOT_H */
|
||||||
|
/*********************************** end of boot.h *************************************/
|
||||||
|
|
@ -0,0 +1,47 @@
|
||||||
|
/************************************************************************************//**
|
||||||
|
* \file Demo\ARMCM0_STM32_Discovery_STM32F051_IAR\Prog\header.h
|
||||||
|
* \brief Generic header file.
|
||||||
|
* \ingroup Prog_ARMCM0_STM32_Discovery_STM32F051_IAR
|
||||||
|
* \internal
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* C O P Y R I G H T
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* Copyright (c) 2016 by Feaser http://www.feaser.com All rights reserved
|
||||||
|
*
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* L I C E N S E
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* This file is part of OpenBLT. OpenBLT is free software: you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as published by the Free
|
||||||
|
* Software Foundation, either version 3 of the License, or (at your option) any later
|
||||||
|
* version.
|
||||||
|
*
|
||||||
|
* OpenBLT is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
|
||||||
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
||||||
|
* PURPOSE. See the GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License along with OpenBLT.
|
||||||
|
* If not, see <http://www.gnu.org/licenses/>.
|
||||||
|
*
|
||||||
|
* A special exception to the GPL is included to allow you to distribute a combined work
|
||||||
|
* that includes OpenBLT without being obliged to provide the source code for any
|
||||||
|
* proprietary components. The exception text is included at the bottom of the license
|
||||||
|
* file <license.html>.
|
||||||
|
*
|
||||||
|
* \endinternal
|
||||||
|
****************************************************************************************/
|
||||||
|
#ifndef HEADER_H
|
||||||
|
#define HEADER_H
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Include files
|
||||||
|
****************************************************************************************/
|
||||||
|
#include "../Boot/blt_conf.h" /* bootloader configuration */
|
||||||
|
#include "stm32f0xx.h" /* for STM32F0 registers and drivers */
|
||||||
|
#include "boot.h" /* bootloader interface driver */
|
||||||
|
#include "led.h" /* LED driver */
|
||||||
|
#include "timer.h" /* Timer driver */
|
||||||
|
|
||||||
|
|
||||||
|
#endif /* HEADER_H */
|
||||||
|
/*********************************** end of header.h ***********************************/
|
||||||
|
|
@ -0,0 +1,4 @@
|
||||||
|
Integrated Development Environment
|
||||||
|
----------------------------------
|
||||||
|
IAR Embedded Workbench for ARM v6.50 was used as the editor during the development of this software program. This directory contains
|
||||||
|
the Embedded Workbench project and worksapce files. More info is available at: http://www.iar.com/
|
||||||
|
|
@ -0,0 +1,24 @@
|
||||||
|
@REM This batch file has been generated by the IAR Embedded Workbench
|
||||||
|
@REM C-SPY Debugger, as an aid to preparing a command line for running
|
||||||
|
@REM the cspybat command line utility using the appropriate settings.
|
||||||
|
@REM
|
||||||
|
@REM Note that this file is generated every time a new debug session
|
||||||
|
@REM is initialized, so you may want to move or rename the file before
|
||||||
|
@REM making changes.
|
||||||
|
@REM
|
||||||
|
@REM You can launch cspybat by typing the name of this batch file followed
|
||||||
|
@REM by the name of the debug file (usually an ELF/DWARF or UBROF file).
|
||||||
|
@REM
|
||||||
|
@REM Read about available command line parameters in the C-SPY Debugging
|
||||||
|
@REM Guide. Hints about additional command line parameters that may be
|
||||||
|
@REM useful in specific cases:
|
||||||
|
@REM --download_only Downloads a code image without starting a debug
|
||||||
|
@REM session afterwards.
|
||||||
|
@REM --silent Omits the sign-on message.
|
||||||
|
@REM --timeout Limits the maximum allowed execution time.
|
||||||
|
@REM
|
||||||
|
|
||||||
|
|
||||||
|
"C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\common\bin\cspybat" "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\arm\bin\armproc.dll" "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\arm\bin\armstlink.dll" %1 --plugin "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\arm\bin\armbat.dll" --flash_loader "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\arm\config\flashloader\ST\FlashSTM32F051x8.board" --backend -B "--endian=little" "--cpu=Cortex-M0" "--fpu=None" "-p" "C:\Program Files (x86)\IAR Systems\Embedded Workbench 6.5\arm\CONFIG\debugger\ST\STM32F051x8.ddf" "--drv_verify_download" "--semihosting" "--device=STM32F051x8" "--stlink_interface=SWD" "--stlink_reset_strategy=0,0" "--drv_swo_clock_setup=72000000,0,2000000"
|
||||||
|
|
||||||
|
|
||||||
|
|
@ -0,0 +1,97 @@
|
||||||
|
<?xml version="1.0" encoding="iso-8859-1"?>
|
||||||
|
|
||||||
|
<Project>
|
||||||
|
<Desktop>
|
||||||
|
<Static>
|
||||||
|
<Debug-Log>
|
||||||
|
|
||||||
|
|
||||||
|
<ColumnWidth0>20</ColumnWidth0><ColumnWidth1>1861</ColumnWidth1></Debug-Log>
|
||||||
|
<Build>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<ColumnWidth0>20</ColumnWidth0><ColumnWidth1>1395</ColumnWidth1><ColumnWidth2>372</ColumnWidth2><ColumnWidth3>93</ColumnWidth3></Build>
|
||||||
|
<Workspace>
|
||||||
|
<ColumnWidths>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Column0>124</Column0><Column1>27</Column1><Column2>27</Column2><Column3>27</Column3></ColumnWidths>
|
||||||
|
</Workspace>
|
||||||
|
<Disassembly>
|
||||||
|
<col-names>
|
||||||
|
|
||||||
|
|
||||||
|
<item>Disassembly</item><item>_I0</item></col-names>
|
||||||
|
<col-widths>
|
||||||
|
|
||||||
|
|
||||||
|
<item>500</item><item>20</item></col-widths>
|
||||||
|
<DisasmHistory/>
|
||||||
|
|
||||||
|
|
||||||
|
<ShowCodeCoverage>1</ShowCodeCoverage><ShowInstrProfiling>1</ShowInstrProfiling></Disassembly>
|
||||||
|
<Register><PreferedWindows><Position>2</Position><ScreenPosX>0</ScreenPosX><ScreenPosY>0</ScreenPosY><Windows/></PreferedWindows></Register><Memory><PreferedWindows><Position>3</Position><ScreenPosX>0</ScreenPosX><ScreenPosY>0</ScreenPosY><Windows/></PreferedWindows><FindDirection>1</FindDirection><FindAsHex>0</FindAsHex></Memory></Static>
|
||||||
|
<Windows>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Wnd3>
|
||||||
|
<Tabs>
|
||||||
|
<Tab>
|
||||||
|
<Identity>TabID-10419-31860</Identity>
|
||||||
|
<TabName>Debug Log</TabName>
|
||||||
|
<Factory>Debug-Log</Factory>
|
||||||
|
<Session/>
|
||||||
|
</Tab>
|
||||||
|
<Tab>
|
||||||
|
<Identity>TabID-9896-31870</Identity>
|
||||||
|
<TabName>Build</TabName>
|
||||||
|
<Factory>Build</Factory>
|
||||||
|
<Session/>
|
||||||
|
</Tab>
|
||||||
|
</Tabs>
|
||||||
|
|
||||||
|
<SelectedTab>0</SelectedTab></Wnd3><Wnd4>
|
||||||
|
<Tabs>
|
||||||
|
<Tab>
|
||||||
|
<Identity>TabID-21167-31863</Identity>
|
||||||
|
<TabName>Workspace</TabName>
|
||||||
|
<Factory>Workspace</Factory>
|
||||||
|
<Session>
|
||||||
|
|
||||||
|
<NodeDict><ExpandedNode>stm32f0</ExpandedNode></NodeDict></Session>
|
||||||
|
</Tab>
|
||||||
|
</Tabs>
|
||||||
|
|
||||||
|
<SelectedTab>0</SelectedTab></Wnd4><Wnd5>
|
||||||
|
<Tabs>
|
||||||
|
<Tab>
|
||||||
|
<Identity>TabID-31916-31867</Identity>
|
||||||
|
<TabName>Disassembly</TabName>
|
||||||
|
<Factory>Disassembly</Factory>
|
||||||
|
<Session/>
|
||||||
|
</Tab>
|
||||||
|
</Tabs>
|
||||||
|
|
||||||
|
<SelectedTab>0</SelectedTab></Wnd5></Windows>
|
||||||
|
<Editor>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Pane><Tab><Factory>TextEditor</Factory><Filename>$WS_DIR$\..\main.c</Filename><XPos>0</XPos><YPos>0</YPos><SelStart>0</SelStart><SelEnd>0</SelEnd><XPos2>0</XPos2><YPos2>33</YPos2><SelStart2>2874</SelStart2><SelEnd2>2874</SelEnd2></Tab><ActiveTab>0</ActiveTab></Pane><ActivePane>0</ActivePane><Sizes><Pane><X>1000000</X><Y>1000000</Y></Pane></Sizes><SplitMode>1</SplitMode></Editor>
|
||||||
|
<Positions>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Top><Row0><Sizes><Toolbar-029dbc80><key>iaridepm.enu1</key></Toolbar-029dbc80></Sizes></Row0><Row1><Sizes><Toolbar-0d9b1f38><key>debuggergui.enu1</key></Toolbar-0d9b1f38></Sizes></Row1><Row2><Sizes><Toolbar-0d9b24b0><key>armstlink.enu1</key></Toolbar-0d9b24b0></Sizes></Row2></Top><Left><Row0><Sizes><Wnd4><Rect><Top>-2</Top><Left>-2</Left><Bottom>717</Bottom><Right>198</Right><x>-2</x><y>-2</y><xscreen>200</xscreen><yscreen>200</yscreen><sizeHorzCX>104167</sizeHorzCX><sizeHorzCY>198413</sizeHorzCY><sizeVertCX>104167</sizeVertCX><sizeVertCY>713294</sizeVertCY></Rect></Wnd4></Sizes></Row0></Left><Right><Row0><Sizes><Wnd5><Rect><Top>-2</Top><Left>-2</Left><Bottom>717</Bottom><Right>295</Right><x>-2</x><y>-2</y><xscreen>200</xscreen><yscreen>200</yscreen><sizeHorzCX>104167</sizeHorzCX><sizeHorzCY>198413</sizeHorzCY><sizeVertCX>154688</sizeVertCX><sizeVertCY>713294</sizeVertCY></Rect></Wnd5></Sizes></Row0></Right><Bottom><Row0><Sizes><Wnd3><Rect><Top>-2</Top><Left>-2</Left><Bottom>198</Bottom><Right>1922</Right><x>-2</x><y>-2</y><xscreen>1924</xscreen><yscreen>200</yscreen><sizeHorzCX>1002083</sizeHorzCX><sizeHorzCY>198413</sizeHorzCY><sizeVertCX>104167</sizeVertCX><sizeVertCY>198413</sizeVertCY></Rect></Wnd3></Sizes></Row0></Bottom><Float><Sizes/></Float></Positions>
|
||||||
|
</Desktop>
|
||||||
|
</Project>
|
||||||
|
|
||||||
|
|
||||||
|
|
@ -0,0 +1,95 @@
|
||||||
|
[Stack]
|
||||||
|
FillEnabled=0
|
||||||
|
OverflowWarningsEnabled=1
|
||||||
|
WarningThreshold=90
|
||||||
|
SpWarningsEnabled=1
|
||||||
|
WarnLogOnly=1
|
||||||
|
UseTrigger=1
|
||||||
|
TriggerName=main
|
||||||
|
LimitSize=0
|
||||||
|
ByteLimit=50
|
||||||
|
[Interrupts]
|
||||||
|
Enabled=1
|
||||||
|
[MemoryMap]
|
||||||
|
Enabled=0
|
||||||
|
Base=0
|
||||||
|
UseAuto=0
|
||||||
|
TypeViolation=1
|
||||||
|
UnspecRange=1
|
||||||
|
ActionState=1
|
||||||
|
[Trace1]
|
||||||
|
Enabled=0
|
||||||
|
ShowSource=1
|
||||||
|
[DebugChecksum]
|
||||||
|
Checksum=-557769859
|
||||||
|
[Exceptions]
|
||||||
|
StopOnUncaught=_ 0
|
||||||
|
StopOnThrow=_ 0
|
||||||
|
[CallStack]
|
||||||
|
ShowArgs=0
|
||||||
|
[Disassembly]
|
||||||
|
MixedMode=1
|
||||||
|
[SWOTraceHWSettings]
|
||||||
|
OverrideDefaultClocks=0
|
||||||
|
CpuClock=72000000
|
||||||
|
ClockAutoDetect=0
|
||||||
|
ClockWanted=2000000
|
||||||
|
JtagSpeed=2000000
|
||||||
|
Prescaler=36
|
||||||
|
TimeStampPrescIndex=0
|
||||||
|
TimeStampPrescData=0
|
||||||
|
PcSampCYCTAP=1
|
||||||
|
PcSampPOSTCNT=15
|
||||||
|
PcSampIndex=0
|
||||||
|
DataLogMode=0
|
||||||
|
ITMportsEnable=0
|
||||||
|
ITMportsTermIO=0
|
||||||
|
ITMportsLogFile=0
|
||||||
|
ITMlogFile=$PROJ_DIR$\ITM.log
|
||||||
|
[DataLog]
|
||||||
|
LogEnabled=0
|
||||||
|
SumEnabled=0
|
||||||
|
GraphEnabled=0
|
||||||
|
ShowTimeLog=1
|
||||||
|
ShowTimeSum=1
|
||||||
|
[InterruptLog]
|
||||||
|
LogEnabled=0
|
||||||
|
SumEnabled=0
|
||||||
|
GraphEnabled=0
|
||||||
|
ShowTimeLog=1
|
||||||
|
ShowTimeSum=1
|
||||||
|
SumSortOrder=0
|
||||||
|
[Log file]
|
||||||
|
LoggingEnabled=_ 0
|
||||||
|
LogFile=_ ""
|
||||||
|
Category=_ 0
|
||||||
|
[TermIOLog]
|
||||||
|
LoggingEnabled=_ 0
|
||||||
|
LogFile=_ ""
|
||||||
|
[Trace2]
|
||||||
|
Enabled=0
|
||||||
|
ShowSource=0
|
||||||
|
[SWOTraceWindow]
|
||||||
|
PcSampling=0
|
||||||
|
InterruptLogs=0
|
||||||
|
ForcedTimeStamps=0
|
||||||
|
EventCPI=0
|
||||||
|
EventEXC=0
|
||||||
|
EventFOLD=0
|
||||||
|
EventLSU=0
|
||||||
|
EventSLEEP=0
|
||||||
|
[CallStackLog]
|
||||||
|
Enabled=0
|
||||||
|
[DriverProfiling]
|
||||||
|
Enabled=0
|
||||||
|
Mode=3
|
||||||
|
Graph=0
|
||||||
|
Symbiont=0
|
||||||
|
Exclusions=
|
||||||
|
[Disassemble mode]
|
||||||
|
mode=0
|
||||||
|
[Breakpoints2]
|
||||||
|
Count=0
|
||||||
|
[Aliases]
|
||||||
|
Count=0
|
||||||
|
SuppressDialog=0
|
||||||
|
|
@ -0,0 +1,49 @@
|
||||||
|
<?xml version="1.0" encoding="iso-8859-1"?>
|
||||||
|
|
||||||
|
<Workspace>
|
||||||
|
<ConfigDictionary>
|
||||||
|
|
||||||
|
<CurrentConfigs><Project>stm32f0/stm32f0</Project></CurrentConfigs></ConfigDictionary>
|
||||||
|
<Desktop>
|
||||||
|
<Static>
|
||||||
|
<Workspace>
|
||||||
|
<ColumnWidths>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Column0>264</Column0><Column1>27</Column1><Column2>27</Column2><Column3>27</Column3></ColumnWidths>
|
||||||
|
</Workspace>
|
||||||
|
<Build><ColumnWidth0>20</ColumnWidth0><ColumnWidth1>1395</ColumnWidth1><ColumnWidth2>372</ColumnWidth2><ColumnWidth3>93</ColumnWidth3></Build><TerminalIO/></Static>
|
||||||
|
<Windows>
|
||||||
|
|
||||||
|
<Wnd0>
|
||||||
|
<Tabs>
|
||||||
|
<Tab>
|
||||||
|
<Identity>TabID-25663-28709</Identity>
|
||||||
|
<TabName>Workspace</TabName>
|
||||||
|
<Factory>Workspace</Factory>
|
||||||
|
<Session>
|
||||||
|
|
||||||
|
<NodeDict><ExpandedNode>stm32f0</ExpandedNode><ExpandedNode>stm32f0/EWARM</ExpandedNode><ExpandedNode>stm32f0/Output</ExpandedNode><ExpandedNode>stm32f0/STM32F0-Discovery</ExpandedNode><ExpandedNode>stm32f0/src</ExpandedNode><ExpandedNode>stm32f0/src/app</ExpandedNode></NodeDict></Session>
|
||||||
|
</Tab>
|
||||||
|
</Tabs>
|
||||||
|
|
||||||
|
<SelectedTab>0</SelectedTab></Wnd0><Wnd1><Tabs><Tab><Identity>TabID-4061-29728</Identity><TabName>Build</TabName><Factory>Build</Factory><Session/></Tab></Tabs><SelectedTab>0</SelectedTab></Wnd1></Windows>
|
||||||
|
<Editor>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Pane/><ActivePane>0</ActivePane><Sizes><Pane><X>1000000</X><Y>1000000</Y></Pane></Sizes><SplitMode>1</SplitMode></Editor>
|
||||||
|
<Positions>
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
<Top><Row0><Sizes><Toolbar-02abbc80><key>iaridepm.enu1</key></Toolbar-02abbc80></Sizes></Row0></Top><Left><Row0><Sizes><Wnd0><Rect><Top>-2</Top><Left>-2</Left><Bottom>963</Bottom><Right>338</Right><x>-2</x><y>-2</y><xscreen>200</xscreen><yscreen>200</yscreen><sizeHorzCX>104167</sizeHorzCX><sizeHorzCY>198413</sizeHorzCY><sizeVertCX>177083</sizeVertCX><sizeVertCY>957341</sizeVertCY></Rect></Wnd0></Sizes></Row0></Left><Right><Row0><Sizes><Wnd1><Rect><Top>-2</Top><Left>-2</Left><Bottom>963</Bottom><Right>461</Right><x>-2</x><y>-2</y><xscreen>1924</xscreen><yscreen>200</yscreen><sizeHorzCX>1002083</sizeHorzCX><sizeHorzCY>198413</sizeHorzCY><sizeVertCX>241146</sizeVertCX><sizeVertCY>957341</sizeVertCY></Rect></Wnd1></Sizes></Row0></Right><Bottom><Row0><Sizes/></Row0></Bottom><Float><Sizes/></Float></Positions>
|
||||||
|
</Desktop>
|
||||||
|
</Workspace>
|
||||||
|
|
||||||
|
|
||||||
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,10 @@
|
||||||
|
<?xml version="1.0" encoding="iso-8859-1"?>
|
||||||
|
|
||||||
|
<workspace>
|
||||||
|
<project>
|
||||||
|
<path>$WS_DIR$\stm32f0.ewp</path>
|
||||||
|
</project>
|
||||||
|
<batchBuild/>
|
||||||
|
</workspace>
|
||||||
|
|
||||||
|
|
||||||
|
|
@ -0,0 +1,108 @@
|
||||||
|
/************************************************************************************//**
|
||||||
|
* \file Demo\ARMCM0_STM32_Discovery_STM32F051_IAR\Prog\led.c
|
||||||
|
* \brief LED driver source file.
|
||||||
|
* \ingroup Prog_ARMCM0_STM32_Discovery_STM32F051_IAR
|
||||||
|
* \internal
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* C O P Y R I G H T
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* Copyright (c) 2016 by Feaser http://www.feaser.com All rights reserved
|
||||||
|
*
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* L I C E N S E
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* This file is part of OpenBLT. OpenBLT is free software: you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as published by the Free
|
||||||
|
* Software Foundation, either version 3 of the License, or (at your option) any later
|
||||||
|
* version.
|
||||||
|
*
|
||||||
|
* OpenBLT is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
|
||||||
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
||||||
|
* PURPOSE. See the GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License along with OpenBLT.
|
||||||
|
* If not, see <http://www.gnu.org/licenses/>.
|
||||||
|
*
|
||||||
|
* A special exception to the GPL is included to allow you to distribute a combined work
|
||||||
|
* that includes OpenBLT without being obliged to provide the source code for any
|
||||||
|
* proprietary components. The exception text is included at the bottom of the license
|
||||||
|
* file <license.html>.
|
||||||
|
*
|
||||||
|
* \endinternal
|
||||||
|
****************************************************************************************/
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Include files
|
||||||
|
****************************************************************************************/
|
||||||
|
#include "header.h" /* generic header */
|
||||||
|
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Macro definitions
|
||||||
|
****************************************************************************************/
|
||||||
|
/** \brief Toggle interval time in milliseconds. */
|
||||||
|
#define LED_TOGGLE_MS (500)
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Initializes the LED. The board doesn't have a dedicted LED so an
|
||||||
|
** indicator on the LCD is used instead.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void LedInit(void)
|
||||||
|
{
|
||||||
|
GPIO_InitTypeDef GPIO_InitStructure;
|
||||||
|
|
||||||
|
/* enable the GPIO_LED Clock */
|
||||||
|
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
|
||||||
|
/* configure the GPIO_LED pin */
|
||||||
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
|
||||||
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
|
||||||
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
|
||||||
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
||||||
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
|
||||||
|
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
||||||
|
GPIO_ResetBits(GPIOC, GPIO_Pin_9);
|
||||||
|
} /*** end of LedInit ***/
|
||||||
|
|
||||||
|
|
||||||
|
/************************************************************************************//**
|
||||||
|
** \brief Toggles the LED at a fixed time interval.
|
||||||
|
** \return none.
|
||||||
|
**
|
||||||
|
****************************************************************************************/
|
||||||
|
void LedToggle(void)
|
||||||
|
{
|
||||||
|
static unsigned char led_toggle_state = 0;
|
||||||
|
static unsigned long timer_counter_last = 0;
|
||||||
|
unsigned long timer_counter_now;
|
||||||
|
|
||||||
|
/* check if toggle interval time passed */
|
||||||
|
timer_counter_now = TimerGet();
|
||||||
|
if ( (timer_counter_now - timer_counter_last) < LED_TOGGLE_MS)
|
||||||
|
{
|
||||||
|
/* not yet time to toggle */
|
||||||
|
return;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* determine toggle action */
|
||||||
|
if (led_toggle_state == 0)
|
||||||
|
{
|
||||||
|
led_toggle_state = 1;
|
||||||
|
/* turn the LED on */
|
||||||
|
GPIO_SetBits(GPIOC, GPIO_Pin_9);
|
||||||
|
}
|
||||||
|
else
|
||||||
|
{
|
||||||
|
led_toggle_state = 0;
|
||||||
|
/* turn the LED off */
|
||||||
|
GPIO_ResetBits(GPIOC, GPIO_Pin_9);
|
||||||
|
}
|
||||||
|
|
||||||
|
/* store toggle time to determine next toggle interval */
|
||||||
|
timer_counter_last = timer_counter_now;
|
||||||
|
} /*** end of LedToggle ***/
|
||||||
|
|
||||||
|
|
||||||
|
/*********************************** end of led.c **************************************/
|
||||||
|
|
@ -0,0 +1,44 @@
|
||||||
|
/************************************************************************************//**
|
||||||
|
* \file Demo\ARMCM0_STM32_Discovery_STM32F051_IAR\Prog\led.h
|
||||||
|
* \brief LED driver header file.
|
||||||
|
* \ingroup Prog_ARMCM0_STM32_Discovery_STM32F051_IAR
|
||||||
|
* \internal
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* C O P Y R I G H T
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* Copyright (c) 2016 by Feaser http://www.feaser.com All rights reserved
|
||||||
|
*
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* L I C E N S E
|
||||||
|
*----------------------------------------------------------------------------------------
|
||||||
|
* This file is part of OpenBLT. OpenBLT is free software: you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as published by the Free
|
||||||
|
* Software Foundation, either version 3 of the License, or (at your option) any later
|
||||||
|
* version.
|
||||||
|
*
|
||||||
|
* OpenBLT is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY;
|
||||||
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
|
||||||
|
* PURPOSE. See the GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License along with OpenBLT.
|
||||||
|
* If not, see <http://www.gnu.org/licenses/>.
|
||||||
|
*
|
||||||
|
* A special exception to the GPL is included to allow you to distribute a combined work
|
||||||
|
* that includes OpenBLT without being obliged to provide the source code for any
|
||||||
|
* proprietary components. The exception text is included at the bottom of the license
|
||||||
|
* file <license.html>.
|
||||||
|
*
|
||||||
|
* \endinternal
|
||||||
|
****************************************************************************************/
|
||||||
|
#ifndef LED_H
|
||||||
|
#define LED_H
|
||||||
|
|
||||||
|
/****************************************************************************************
|
||||||
|
* Function prototypes
|
||||||
|
****************************************************************************************/
|
||||||
|
void LedInit(void);
|
||||||
|
void LedToggle(void);
|
||||||
|
|
||||||
|
|
||||||
|
#endif /* LED_H */
|
||||||
|
/*********************************** end of led.h **************************************/
|
||||||
|
|
@ -0,0 +1,450 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_adc.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the ADC firmware
|
||||||
|
* library
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_ADC_H
|
||||||
|
#define __STM32F0XX_ADC_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup ADC
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief ADC Init structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t ADC_Resolution; /*!< Selects the resolution of the conversion.
|
||||||
|
This parameter can be a value of @ref ADC_Resolution */
|
||||||
|
|
||||||
|
FunctionalState ADC_ContinuousConvMode; /*!< Specifies whether the conversion is performed in
|
||||||
|
Continuous or Single mode.
|
||||||
|
This parameter can be set to ENABLE or DISABLE. */
|
||||||
|
|
||||||
|
uint32_t ADC_ExternalTrigConvEdge; /*!< Selects the external trigger Edge and enables the
|
||||||
|
trigger of a regular group. This parameter can be a value
|
||||||
|
of @ref ADC_external_trigger_edge_conversion */
|
||||||
|
|
||||||
|
uint32_t ADC_ExternalTrigConv; /*!< Defines the external trigger used to start the analog
|
||||||
|
to digital conversion of regular channels. This parameter
|
||||||
|
can be a value of @ref ADC_external_trigger_sources_for_channels_conversion */
|
||||||
|
|
||||||
|
uint32_t ADC_DataAlign; /*!< Specifies whether the ADC data alignment is left or right.
|
||||||
|
This parameter can be a value of @ref ADC_data_align */
|
||||||
|
|
||||||
|
uint32_t ADC_ScanDirection; /*!< Specifies in which direction the channels will be scanned
|
||||||
|
in the sequence.
|
||||||
|
This parameter can be a value of @ref ADC_Scan_Direction */
|
||||||
|
}ADC_InitTypeDef;
|
||||||
|
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_ADC_ALL_PERIPH(PERIPH) ((PERIPH) == ADC1)
|
||||||
|
|
||||||
|
/** @defgroup ADC_JitterOff
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* These defines are obsolete and maintained for legacy purpose only. They are replaced by the ADC_ClockMode */
|
||||||
|
#define ADC_JitterOff_PCLKDiv2 ADC_CFGR2_JITOFFDIV2
|
||||||
|
#define ADC_JitterOff_PCLKDiv4 ADC_CFGR2_JITOFFDIV4
|
||||||
|
|
||||||
|
#define IS_ADC_JITTEROFF(JITTEROFF) (((JITTEROFF) & 0x3FFFFFFF) == (uint32_t)RESET)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_ClockMode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define ADC_ClockMode_AsynClk ((uint32_t)0x00000000) /*!< ADC Asynchronous clock mode */
|
||||||
|
#define ADC_ClockMode_SynClkDiv2 ADC_CFGR2_CKMODE_0 /*!< Synchronous clock mode divided by 2 */
|
||||||
|
#define ADC_ClockMode_SynClkDiv4 ADC_CFGR2_CKMODE_1 /*!< Synchronous clock mode divided by 4 */
|
||||||
|
#define IS_ADC_CLOCKMODE(CLOCK) (((CLOCK) == ADC_ClockMode_AsynClk) ||\
|
||||||
|
((CLOCK) == ADC_ClockMode_SynClkDiv2) ||\
|
||||||
|
((CLOCK) == ADC_ClockMode_SynClkDiv4))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_Resolution
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define ADC_Resolution_12b ((uint32_t)0x00000000)
|
||||||
|
#define ADC_Resolution_10b ADC_CFGR1_RES_0
|
||||||
|
#define ADC_Resolution_8b ADC_CFGR1_RES_1
|
||||||
|
#define ADC_Resolution_6b ADC_CFGR1_RES
|
||||||
|
|
||||||
|
#define IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_Resolution_12b) || \
|
||||||
|
((RESOLUTION) == ADC_Resolution_10b) || \
|
||||||
|
((RESOLUTION) == ADC_Resolution_8b) || \
|
||||||
|
((RESOLUTION) == ADC_Resolution_6b))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_external_trigger_edge_conversion
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define ADC_ExternalTrigConvEdge_None ((uint32_t)0x00000000)
|
||||||
|
#define ADC_ExternalTrigConvEdge_Rising ADC_CFGR1_EXTEN_0
|
||||||
|
#define ADC_ExternalTrigConvEdge_Falling ADC_CFGR1_EXTEN_1
|
||||||
|
#define ADC_ExternalTrigConvEdge_RisingFalling ADC_CFGR1_EXTEN
|
||||||
|
|
||||||
|
#define IS_ADC_EXT_TRIG_EDGE(EDGE) (((EDGE) == ADC_ExternalTrigConvEdge_None) || \
|
||||||
|
((EDGE) == ADC_ExternalTrigConvEdge_Rising) || \
|
||||||
|
((EDGE) == ADC_ExternalTrigConvEdge_Falling) || \
|
||||||
|
((EDGE) == ADC_ExternalTrigConvEdge_RisingFalling))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_external_trigger_sources_for_channels_conversion
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* TIM1 */
|
||||||
|
#define ADC_ExternalTrigConv_T1_TRGO ((uint32_t)0x00000000)
|
||||||
|
#define ADC_ExternalTrigConv_T1_CC4 ADC_CFGR1_EXTSEL_0
|
||||||
|
|
||||||
|
/* TIM2 */
|
||||||
|
#define ADC_ExternalTrigConv_T2_TRGO ADC_CFGR1_EXTSEL_1
|
||||||
|
|
||||||
|
/* TIM3 */
|
||||||
|
#define ADC_ExternalTrigConv_T3_TRGO ((uint32_t)(ADC_CFGR1_EXTSEL_0 | ADC_CFGR1_EXTSEL_1))
|
||||||
|
|
||||||
|
/* TIM15 */
|
||||||
|
#define ADC_ExternalTrigConv_T15_TRGO ADC_CFGR1_EXTSEL_2
|
||||||
|
|
||||||
|
#define IS_ADC_EXTERNAL_TRIG_CONV(CONV) (((CONV) == ADC_ExternalTrigConv_T1_TRGO) || \
|
||||||
|
((CONV) == ADC_ExternalTrigConv_T1_CC4) || \
|
||||||
|
((CONV) == ADC_ExternalTrigConv_T2_TRGO) || \
|
||||||
|
((CONV) == ADC_ExternalTrigConv_T3_TRGO) || \
|
||||||
|
((CONV) == ADC_ExternalTrigConv_T15_TRGO))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_data_align
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_DataAlign_Right ((uint32_t)0x00000000)
|
||||||
|
#define ADC_DataAlign_Left ADC_CFGR1_ALIGN
|
||||||
|
|
||||||
|
#define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DataAlign_Right) || \
|
||||||
|
((ALIGN) == ADC_DataAlign_Left))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_Scan_Direction
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_ScanDirection_Upward ((uint32_t)0x00000000)
|
||||||
|
#define ADC_ScanDirection_Backward ADC_CFGR1_SCANDIR
|
||||||
|
|
||||||
|
#define IS_ADC_SCAN_DIRECTION(DIRECTION) (((DIRECTION) == ADC_ScanDirection_Upward) || \
|
||||||
|
((DIRECTION) == ADC_ScanDirection_Backward))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_DMA_Mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_DMAMode_OneShot ((uint32_t)0x00000000)
|
||||||
|
#define ADC_DMAMode_Circular ADC_CFGR1_DMACFG
|
||||||
|
|
||||||
|
#define IS_ADC_DMA_MODE(MODE) (((MODE) == ADC_DMAMode_OneShot) || \
|
||||||
|
((MODE) == ADC_DMAMode_Circular))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_analog_watchdog_selection
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_AnalogWatchdog_Channel_0 ((uint32_t)0x00000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_1 ((uint32_t)0x04000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_2 ((uint32_t)0x08000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_3 ((uint32_t)0x0C000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_4 ((uint32_t)0x10000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_5 ((uint32_t)0x14000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_6 ((uint32_t)0x18000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_7 ((uint32_t)0x1C000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_8 ((uint32_t)0x20000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_9 ((uint32_t)0x24000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_10 ((uint32_t)0x28000000) /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_AnalogWatchdog_Channel_11 ((uint32_t)0x2C000000) /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_AnalogWatchdog_Channel_12 ((uint32_t)0x30000000) /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_AnalogWatchdog_Channel_13 ((uint32_t)0x34000000) /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_AnalogWatchdog_Channel_14 ((uint32_t)0x38000000) /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_AnalogWatchdog_Channel_15 ((uint32_t)0x3C000000) /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_AnalogWatchdog_Channel_16 ((uint32_t)0x40000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_17 ((uint32_t)0x44000000)
|
||||||
|
#define ADC_AnalogWatchdog_Channel_18 ((uint32_t)0x48000000)
|
||||||
|
|
||||||
|
|
||||||
|
#define IS_ADC_ANALOG_WATCHDOG_CHANNEL(CHANNEL) (((CHANNEL) == ADC_AnalogWatchdog_Channel_0) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_1) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_2) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_3) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_4) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_5) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_6) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_7) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_8) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_9) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_10) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_11) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_12) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_13) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_14) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_15) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_16) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_17) || \
|
||||||
|
((CHANNEL) == ADC_AnalogWatchdog_Channel_18))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_sampling_times
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_SampleTime_1_5Cycles ((uint32_t)0x00000000)
|
||||||
|
#define ADC_SampleTime_7_5Cycles ((uint32_t)0x00000001)
|
||||||
|
#define ADC_SampleTime_13_5Cycles ((uint32_t)0x00000002)
|
||||||
|
#define ADC_SampleTime_28_5Cycles ((uint32_t)0x00000003)
|
||||||
|
#define ADC_SampleTime_41_5Cycles ((uint32_t)0x00000004)
|
||||||
|
#define ADC_SampleTime_55_5Cycles ((uint32_t)0x00000005)
|
||||||
|
#define ADC_SampleTime_71_5Cycles ((uint32_t)0x00000006)
|
||||||
|
#define ADC_SampleTime_239_5Cycles ((uint32_t)0x00000007)
|
||||||
|
|
||||||
|
#define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SampleTime_1_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_7_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_13_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_28_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_41_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_55_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_71_5Cycles) || \
|
||||||
|
((TIME) == ADC_SampleTime_239_5Cycles))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_thresholds
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFF)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_channels
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_Channel_0 ADC_CHSELR_CHSEL0
|
||||||
|
#define ADC_Channel_1 ADC_CHSELR_CHSEL1
|
||||||
|
#define ADC_Channel_2 ADC_CHSELR_CHSEL2
|
||||||
|
#define ADC_Channel_3 ADC_CHSELR_CHSEL3
|
||||||
|
#define ADC_Channel_4 ADC_CHSELR_CHSEL4
|
||||||
|
#define ADC_Channel_5 ADC_CHSELR_CHSEL5
|
||||||
|
#define ADC_Channel_6 ADC_CHSELR_CHSEL6
|
||||||
|
#define ADC_Channel_7 ADC_CHSELR_CHSEL7
|
||||||
|
#define ADC_Channel_8 ADC_CHSELR_CHSEL8
|
||||||
|
#define ADC_Channel_9 ADC_CHSELR_CHSEL9
|
||||||
|
#define ADC_Channel_10 ADC_CHSELR_CHSEL10 /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_Channel_11 ADC_CHSELR_CHSEL11 /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_Channel_12 ADC_CHSELR_CHSEL12 /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_Channel_13 ADC_CHSELR_CHSEL13 /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_Channel_14 ADC_CHSELR_CHSEL14 /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_Channel_15 ADC_CHSELR_CHSEL15 /*!< Not available for STM32F031 devices */
|
||||||
|
#define ADC_Channel_16 ADC_CHSELR_CHSEL16
|
||||||
|
#define ADC_Channel_17 ADC_CHSELR_CHSEL17
|
||||||
|
#define ADC_Channel_18 ADC_CHSELR_CHSEL18 /*!< Not available for STM32F030 devices */
|
||||||
|
|
||||||
|
#define ADC_Channel_TempSensor ((uint32_t)ADC_Channel_16)
|
||||||
|
#define ADC_Channel_Vrefint ((uint32_t)ADC_Channel_17)
|
||||||
|
#define ADC_Channel_Vbat ((uint32_t)ADC_Channel_18) /*!< Not available for STM32F030 devices */
|
||||||
|
|
||||||
|
#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) != (uint32_t)RESET) && (((CHANNEL) & 0xFFF80000) == (uint32_t)RESET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_interrupts_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_IT_ADRDY ADC_IER_ADRDYIE
|
||||||
|
#define ADC_IT_EOSMP ADC_IER_EOSMPIE
|
||||||
|
#define ADC_IT_EOC ADC_IER_EOCIE
|
||||||
|
#define ADC_IT_EOSEQ ADC_IER_EOSEQIE
|
||||||
|
#define ADC_IT_OVR ADC_IER_OVRIE
|
||||||
|
#define ADC_IT_AWD ADC_IER_AWDIE
|
||||||
|
|
||||||
|
#define IS_ADC_CONFIG_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFFFFF60) == (uint32_t)RESET))
|
||||||
|
|
||||||
|
#define IS_ADC_GET_IT(IT) (((IT) == ADC_IT_ADRDY) || ((IT) == ADC_IT_EOSMP) || \
|
||||||
|
((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_EOSEQ) || \
|
||||||
|
((IT) == ADC_IT_OVR) || ((IT) == ADC_IT_AWD))
|
||||||
|
|
||||||
|
#define IS_ADC_CLEAR_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFFFFF60) == (uint32_t)RESET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup ADC_flags_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define ADC_FLAG_ADRDY ADC_ISR_ADRDY
|
||||||
|
#define ADC_FLAG_EOSMP ADC_ISR_EOSMP
|
||||||
|
#define ADC_FLAG_EOC ADC_ISR_EOC
|
||||||
|
#define ADC_FLAG_EOSEQ ADC_ISR_EOSEQ
|
||||||
|
#define ADC_FLAG_OVR ADC_ISR_OVR
|
||||||
|
#define ADC_FLAG_AWD ADC_ISR_AWD
|
||||||
|
|
||||||
|
#define ADC_FLAG_ADEN ((uint32_t)0x01000001)
|
||||||
|
#define ADC_FLAG_ADDIS ((uint32_t)0x01000002)
|
||||||
|
#define ADC_FLAG_ADSTART ((uint32_t)0x01000004)
|
||||||
|
#define ADC_FLAG_ADSTP ((uint32_t)0x01000010)
|
||||||
|
#define ADC_FLAG_ADCAL ((uint32_t)0x81000000)
|
||||||
|
|
||||||
|
#define IS_ADC_CLEAR_FLAG(FLAG) (((FLAG) != (uint32_t)RESET) && (((FLAG) & 0xFFFFFF60) == (uint32_t)RESET))
|
||||||
|
|
||||||
|
#define IS_ADC_GET_FLAG(FLAG) (((FLAG) == ADC_FLAG_ADRDY) || ((FLAG) == ADC_FLAG_EOSMP) || \
|
||||||
|
((FLAG) == ADC_FLAG_EOC) || ((FLAG) == ADC_FLAG_EOSEQ) || \
|
||||||
|
((FLAG) == ADC_FLAG_AWD) || ((FLAG) == ADC_FLAG_OVR) || \
|
||||||
|
((FLAG) == ADC_FLAG_ADEN) || ((FLAG) == ADC_FLAG_ADDIS) || \
|
||||||
|
((FLAG) == ADC_FLAG_ADSTART) || ((FLAG) == ADC_FLAG_ADSTP) || \
|
||||||
|
((FLAG) == ADC_FLAG_ADCAL))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the ADC configuration to the default reset state *****/
|
||||||
|
void ADC_DeInit(ADC_TypeDef* ADCx);
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct);
|
||||||
|
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct);
|
||||||
|
void ADC_ClockModeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ClockMode);
|
||||||
|
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
/* This Function is obsolete and maintained for legacy purpose only.
|
||||||
|
ADC_ClockModeConfig() function should be used instead */
|
||||||
|
void ADC_JitterCmd(ADC_TypeDef* ADCx, uint32_t ADC_JitterOff, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Power saving functions *****************************************************/
|
||||||
|
void ADC_AutoPowerOffCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
void ADC_WaitModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Analog Watchdog configuration functions ************************************/
|
||||||
|
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,uint16_t LowThreshold);
|
||||||
|
void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog_Channel);
|
||||||
|
void ADC_AnalogWatchdogSingleChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Temperature Sensor , Vrefint and Vbat management function ******************/
|
||||||
|
void ADC_TempSensorCmd(FunctionalState NewState);
|
||||||
|
void ADC_VrefintCmd(FunctionalState NewState);
|
||||||
|
void ADC_VbatCmd(FunctionalState NewState); /*!< Not applicable for STM32F030 devices */
|
||||||
|
|
||||||
|
/* Channels Configuration functions *******************************************/
|
||||||
|
void ADC_ChannelConfig(ADC_TypeDef* ADCx, uint32_t ADC_Channel, uint32_t ADC_SampleTime);
|
||||||
|
void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
void ADC_OverrunModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
uint32_t ADC_GetCalibrationFactor(ADC_TypeDef* ADCx);
|
||||||
|
void ADC_StopOfConversion(ADC_TypeDef* ADCx);
|
||||||
|
void ADC_StartOfConversion(ADC_TypeDef* ADCx);
|
||||||
|
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx);
|
||||||
|
|
||||||
|
/* Regular Channels DMA Configuration functions *******************************/
|
||||||
|
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState);
|
||||||
|
void ADC_DMARequestModeConfig(ADC_TypeDef* ADCx, uint32_t ADC_DMARequestMode);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void ADC_ITConfig(ADC_TypeDef* ADCx, uint32_t ADC_IT, FunctionalState NewState);
|
||||||
|
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG);
|
||||||
|
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint32_t ADC_FLAG);
|
||||||
|
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint32_t ADC_IT);
|
||||||
|
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint32_t ADC_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__STM32F0XX_ADC_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,643 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_can.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the CAN firmware
|
||||||
|
* library, applicable only for STM32F072 devices.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0xx_CAN_H
|
||||||
|
#define __STM32F0xx_CAN_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup CAN
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
#define IS_CAN_ALL_PERIPH(PERIPH) (((PERIPH) == CAN))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief CAN init structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint16_t CAN_Prescaler; /*!< Specifies the length of a time quantum.
|
||||||
|
It ranges from 1 to 1024. */
|
||||||
|
|
||||||
|
uint8_t CAN_Mode; /*!< Specifies the CAN operating mode.
|
||||||
|
This parameter can be a value of @ref CAN_operating_mode */
|
||||||
|
|
||||||
|
uint8_t CAN_SJW; /*!< Specifies the maximum number of time quanta
|
||||||
|
the CAN hardware is allowed to lengthen or
|
||||||
|
shorten a bit to perform resynchronization.
|
||||||
|
This parameter can be a value of @ref CAN_synchronisation_jump_width */
|
||||||
|
|
||||||
|
uint8_t CAN_BS1; /*!< Specifies the number of time quanta in Bit
|
||||||
|
Segment 1. This parameter can be a value of
|
||||||
|
@ref CAN_time_quantum_in_bit_segment_1 */
|
||||||
|
|
||||||
|
uint8_t CAN_BS2; /*!< Specifies the number of time quanta in Bit Segment 2.
|
||||||
|
This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_2 */
|
||||||
|
|
||||||
|
FunctionalState CAN_TTCM; /*!< Enable or disable the time triggered communication mode.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
|
||||||
|
FunctionalState CAN_ABOM; /*!< Enable or disable the automatic bus-off management.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
|
||||||
|
FunctionalState CAN_AWUM; /*!< Enable or disable the automatic wake-up mode.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
|
||||||
|
FunctionalState CAN_NART; /*!< Enable or disable the non-automatic retransmission mode.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
|
||||||
|
FunctionalState CAN_RFLM; /*!< Enable or disable the Receive FIFO Locked mode.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
|
||||||
|
FunctionalState CAN_TXFP; /*!< Enable or disable the transmit FIFO priority.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
} CAN_InitTypeDef;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief CAN filter init structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint16_t CAN_FilterIdHigh; /*!< Specifies the filter identification number (MSBs for a 32-bit
|
||||||
|
configuration, first one for a 16-bit configuration).
|
||||||
|
This parameter can be a value between 0x0000 and 0xFFFF */
|
||||||
|
|
||||||
|
uint16_t CAN_FilterIdLow; /*!< Specifies the filter identification number (LSBs for a 32-bit
|
||||||
|
configuration, second one for a 16-bit configuration).
|
||||||
|
This parameter can be a value between 0x0000 and 0xFFFF */
|
||||||
|
|
||||||
|
uint16_t CAN_FilterMaskIdHigh; /*!< Specifies the filter mask number or identification number,
|
||||||
|
according to the mode (MSBs for a 32-bit configuration,
|
||||||
|
first one for a 16-bit configuration).
|
||||||
|
This parameter can be a value between 0x0000 and 0xFFFF */
|
||||||
|
|
||||||
|
uint16_t CAN_FilterMaskIdLow; /*!< Specifies the filter mask number or identification number,
|
||||||
|
according to the mode (LSBs for a 32-bit configuration,
|
||||||
|
second one for a 16-bit configuration).
|
||||||
|
This parameter can be a value between 0x0000 and 0xFFFF */
|
||||||
|
|
||||||
|
uint16_t CAN_FilterFIFOAssignment; /*!< Specifies the FIFO (0 or 1) which will be assigned to the filter.
|
||||||
|
This parameter can be a value of @ref CAN_filter_FIFO */
|
||||||
|
|
||||||
|
uint8_t CAN_FilterNumber; /*!< Specifies the filter which will be initialized. It ranges from 0 to 13. */
|
||||||
|
|
||||||
|
uint8_t CAN_FilterMode; /*!< Specifies the filter mode to be initialized.
|
||||||
|
This parameter can be a value of @ref CAN_filter_mode */
|
||||||
|
|
||||||
|
uint8_t CAN_FilterScale; /*!< Specifies the filter scale.
|
||||||
|
This parameter can be a value of @ref CAN_filter_scale */
|
||||||
|
|
||||||
|
FunctionalState CAN_FilterActivation; /*!< Enable or disable the filter.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE. */
|
||||||
|
} CAN_FilterInitTypeDef;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief CAN Tx message structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t StdId; /*!< Specifies the standard identifier.
|
||||||
|
This parameter can be a value between 0 to 0x7FF. */
|
||||||
|
|
||||||
|
uint32_t ExtId; /*!< Specifies the extended identifier.
|
||||||
|
This parameter can be a value between 0 to 0x1FFFFFFF. */
|
||||||
|
|
||||||
|
uint8_t IDE; /*!< Specifies the type of identifier for the message that
|
||||||
|
will be transmitted. This parameter can be a value
|
||||||
|
of @ref CAN_identifier_type */
|
||||||
|
|
||||||
|
uint8_t RTR; /*!< Specifies the type of frame for the message that will
|
||||||
|
be transmitted. This parameter can be a value of
|
||||||
|
@ref CAN_remote_transmission_request */
|
||||||
|
|
||||||
|
uint8_t DLC; /*!< Specifies the length of the frame that will be
|
||||||
|
transmitted. This parameter can be a value between
|
||||||
|
0 to 8 */
|
||||||
|
|
||||||
|
uint8_t Data[8]; /*!< Contains the data to be transmitted. It ranges from 0
|
||||||
|
to 0xFF. */
|
||||||
|
} CanTxMsg;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief CAN Rx message structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t StdId; /*!< Specifies the standard identifier.
|
||||||
|
This parameter can be a value between 0 to 0x7FF. */
|
||||||
|
|
||||||
|
uint32_t ExtId; /*!< Specifies the extended identifier.
|
||||||
|
This parameter can be a value between 0 to 0x1FFFFFFF. */
|
||||||
|
|
||||||
|
uint8_t IDE; /*!< Specifies the type of identifier for the message that
|
||||||
|
will be received. This parameter can be a value of
|
||||||
|
@ref CAN_identifier_type */
|
||||||
|
|
||||||
|
uint8_t RTR; /*!< Specifies the type of frame for the received message.
|
||||||
|
This parameter can be a value of
|
||||||
|
@ref CAN_remote_transmission_request */
|
||||||
|
|
||||||
|
uint8_t DLC; /*!< Specifies the length of the frame that will be received.
|
||||||
|
This parameter can be a value between 0 to 8 */
|
||||||
|
|
||||||
|
uint8_t Data[8]; /*!< Contains the data to be received. It ranges from 0 to
|
||||||
|
0xFF. */
|
||||||
|
|
||||||
|
uint8_t FMI; /*!< Specifies the index of the filter the message stored in
|
||||||
|
the mailbox passes through. This parameter can be a
|
||||||
|
value between 0 to 0xFF */
|
||||||
|
} CanRxMsg;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_InitStatus
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define CAN_InitStatus_Failed ((uint8_t)0x00) /*!< CAN initialization failed */
|
||||||
|
#define CAN_InitStatus_Success ((uint8_t)0x01) /*!< CAN initialization OK */
|
||||||
|
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CANINITFAILED CAN_InitStatus_Failed
|
||||||
|
#define CANINITOK CAN_InitStatus_Success
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_operating_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define CAN_Mode_Normal ((uint8_t)0x00) /*!< normal mode */
|
||||||
|
#define CAN_Mode_LoopBack ((uint8_t)0x01) /*!< loopback mode */
|
||||||
|
#define CAN_Mode_Silent ((uint8_t)0x02) /*!< silent mode */
|
||||||
|
#define CAN_Mode_Silent_LoopBack ((uint8_t)0x03) /*!< loopback combined with silent mode */
|
||||||
|
|
||||||
|
#define IS_CAN_MODE(MODE) (((MODE) == CAN_Mode_Normal) || \
|
||||||
|
((MODE) == CAN_Mode_LoopBack)|| \
|
||||||
|
((MODE) == CAN_Mode_Silent) || \
|
||||||
|
((MODE) == CAN_Mode_Silent_LoopBack))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @defgroup CAN_operating_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_OperatingMode_Initialization ((uint8_t)0x00) /*!< Initialization mode */
|
||||||
|
#define CAN_OperatingMode_Normal ((uint8_t)0x01) /*!< Normal mode */
|
||||||
|
#define CAN_OperatingMode_Sleep ((uint8_t)0x02) /*!< sleep mode */
|
||||||
|
|
||||||
|
|
||||||
|
#define IS_CAN_OPERATING_MODE(MODE) (((MODE) == CAN_OperatingMode_Initialization) ||\
|
||||||
|
((MODE) == CAN_OperatingMode_Normal)|| \
|
||||||
|
((MODE) == CAN_OperatingMode_Sleep))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @defgroup CAN_operating_mode_status
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define CAN_ModeStatus_Failed ((uint8_t)0x00) /*!< CAN entering the specific mode failed */
|
||||||
|
#define CAN_ModeStatus_Success ((uint8_t)!CAN_ModeStatus_Failed) /*!< CAN entering the specific mode Succeed */
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_synchronisation_jump_width
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_SJW_1tq ((uint8_t)0x00) /*!< 1 time quantum */
|
||||||
|
#define CAN_SJW_2tq ((uint8_t)0x01) /*!< 2 time quantum */
|
||||||
|
#define CAN_SJW_3tq ((uint8_t)0x02) /*!< 3 time quantum */
|
||||||
|
#define CAN_SJW_4tq ((uint8_t)0x03) /*!< 4 time quantum */
|
||||||
|
|
||||||
|
#define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1tq) || ((SJW) == CAN_SJW_2tq)|| \
|
||||||
|
((SJW) == CAN_SJW_3tq) || ((SJW) == CAN_SJW_4tq))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_time_quantum_in_bit_segment_1
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_BS1_1tq ((uint8_t)0x00) /*!< 1 time quantum */
|
||||||
|
#define CAN_BS1_2tq ((uint8_t)0x01) /*!< 2 time quantum */
|
||||||
|
#define CAN_BS1_3tq ((uint8_t)0x02) /*!< 3 time quantum */
|
||||||
|
#define CAN_BS1_4tq ((uint8_t)0x03) /*!< 4 time quantum */
|
||||||
|
#define CAN_BS1_5tq ((uint8_t)0x04) /*!< 5 time quantum */
|
||||||
|
#define CAN_BS1_6tq ((uint8_t)0x05) /*!< 6 time quantum */
|
||||||
|
#define CAN_BS1_7tq ((uint8_t)0x06) /*!< 7 time quantum */
|
||||||
|
#define CAN_BS1_8tq ((uint8_t)0x07) /*!< 8 time quantum */
|
||||||
|
#define CAN_BS1_9tq ((uint8_t)0x08) /*!< 9 time quantum */
|
||||||
|
#define CAN_BS1_10tq ((uint8_t)0x09) /*!< 10 time quantum */
|
||||||
|
#define CAN_BS1_11tq ((uint8_t)0x0A) /*!< 11 time quantum */
|
||||||
|
#define CAN_BS1_12tq ((uint8_t)0x0B) /*!< 12 time quantum */
|
||||||
|
#define CAN_BS1_13tq ((uint8_t)0x0C) /*!< 13 time quantum */
|
||||||
|
#define CAN_BS1_14tq ((uint8_t)0x0D) /*!< 14 time quantum */
|
||||||
|
#define CAN_BS1_15tq ((uint8_t)0x0E) /*!< 15 time quantum */
|
||||||
|
#define CAN_BS1_16tq ((uint8_t)0x0F) /*!< 16 time quantum */
|
||||||
|
|
||||||
|
#define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16tq)
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_time_quantum_in_bit_segment_2
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_BS2_1tq ((uint8_t)0x00) /*!< 1 time quantum */
|
||||||
|
#define CAN_BS2_2tq ((uint8_t)0x01) /*!< 2 time quantum */
|
||||||
|
#define CAN_BS2_3tq ((uint8_t)0x02) /*!< 3 time quantum */
|
||||||
|
#define CAN_BS2_4tq ((uint8_t)0x03) /*!< 4 time quantum */
|
||||||
|
#define CAN_BS2_5tq ((uint8_t)0x04) /*!< 5 time quantum */
|
||||||
|
#define CAN_BS2_6tq ((uint8_t)0x05) /*!< 6 time quantum */
|
||||||
|
#define CAN_BS2_7tq ((uint8_t)0x06) /*!< 7 time quantum */
|
||||||
|
#define CAN_BS2_8tq ((uint8_t)0x07) /*!< 8 time quantum */
|
||||||
|
|
||||||
|
#define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8tq)
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_clock_prescaler
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1) && ((PRESCALER) <= 1024))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_filter_number
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 27)
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_filter_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_FilterMode_IdMask ((uint8_t)0x00) /*!< identifier/mask mode */
|
||||||
|
#define CAN_FilterMode_IdList ((uint8_t)0x01) /*!< identifier list mode */
|
||||||
|
|
||||||
|
#define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FilterMode_IdMask) || \
|
||||||
|
((MODE) == CAN_FilterMode_IdList))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_filter_scale
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_FilterScale_16bit ((uint8_t)0x00) /*!< Two 16-bit filters */
|
||||||
|
#define CAN_FilterScale_32bit ((uint8_t)0x01) /*!< One 32-bit filter */
|
||||||
|
|
||||||
|
#define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FilterScale_16bit) || \
|
||||||
|
((SCALE) == CAN_FilterScale_32bit))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_filter_FIFO
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_Filter_FIFO0 ((uint8_t)0x00) /*!< Filter FIFO 0 assignment for filter x */
|
||||||
|
#define CAN_Filter_FIFO1 ((uint8_t)0x01) /*!< Filter FIFO 1 assignment for filter x */
|
||||||
|
#define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FilterFIFO0) || \
|
||||||
|
((FIFO) == CAN_FilterFIFO1))
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CAN_FilterFIFO0 CAN_Filter_FIFO0
|
||||||
|
#define CAN_FilterFIFO1 CAN_Filter_FIFO1
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_Start_bank_filter_for_slave_CAN
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_CAN_BANKNUMBER(BANKNUMBER) (((BANKNUMBER) >= 1) && ((BANKNUMBER) <= 27))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_Tx
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((uint8_t)0x02))
|
||||||
|
#define IS_CAN_STDID(STDID) ((STDID) <= ((uint32_t)0x7FF))
|
||||||
|
#define IS_CAN_EXTID(EXTID) ((EXTID) <= ((uint32_t)0x1FFFFFFF))
|
||||||
|
#define IS_CAN_DLC(DLC) ((DLC) <= ((uint8_t)0x08))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_identifier_type
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_Id_Standard ((uint32_t)0x00000000) /*!< Standard Id */
|
||||||
|
#define CAN_Id_Extended ((uint32_t)0x00000004) /*!< Extended Id */
|
||||||
|
#define IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_Id_Standard) || \
|
||||||
|
((IDTYPE) == CAN_Id_Extended))
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CAN_ID_STD CAN_Id_Standard
|
||||||
|
#define CAN_ID_EXT CAN_Id_Extended
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_remote_transmission_request
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_RTR_Data ((uint32_t)0x00000000) /*!< Data frame */
|
||||||
|
#define CAN_RTR_Remote ((uint32_t)0x00000002) /*!< Remote frame */
|
||||||
|
#define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_Data) || ((RTR) == CAN_RTR_Remote))
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CAN_RTR_DATA CAN_RTR_Data
|
||||||
|
#define CAN_RTR_REMOTE CAN_RTR_Remote
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_transmit_constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_TxStatus_Failed ((uint8_t)0x00)/*!< CAN transmission failed */
|
||||||
|
#define CAN_TxStatus_Ok ((uint8_t)0x01) /*!< CAN transmission succeeded */
|
||||||
|
#define CAN_TxStatus_Pending ((uint8_t)0x02) /*!< CAN transmission pending */
|
||||||
|
#define CAN_TxStatus_NoMailBox ((uint8_t)0x04) /*!< CAN cell did not provide
|
||||||
|
an empty mailbox */
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CANTXFAILED CAN_TxStatus_Failed
|
||||||
|
#define CANTXOK CAN_TxStatus_Ok
|
||||||
|
#define CANTXPENDING CAN_TxStatus_Pending
|
||||||
|
#define CAN_NO_MB CAN_TxStatus_NoMailBox
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_receive_FIFO_number_constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_FIFO0 ((uint8_t)0x00) /*!< CAN FIFO 0 used to receive */
|
||||||
|
#define CAN_FIFO1 ((uint8_t)0x01) /*!< CAN FIFO 1 used to receive */
|
||||||
|
|
||||||
|
#define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_sleep_constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_Sleep_Failed ((uint8_t)0x00) /*!< CAN did not enter the sleep mode */
|
||||||
|
#define CAN_Sleep_Ok ((uint8_t)0x01) /*!< CAN entered the sleep mode */
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CANSLEEPFAILED CAN_Sleep_Failed
|
||||||
|
#define CANSLEEPOK CAN_Sleep_Ok
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_wake_up_constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_WakeUp_Failed ((uint8_t)0x00) /*!< CAN did not leave the sleep mode */
|
||||||
|
#define CAN_WakeUp_Ok ((uint8_t)0x01) /*!< CAN leaved the sleep mode */
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define CANWAKEUPFAILED CAN_WakeUp_Failed
|
||||||
|
#define CANWAKEUPOK CAN_WakeUp_Ok
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @defgroup CAN_Error_Code_constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_ErrorCode_NoErr ((uint8_t)0x00) /*!< No Error */
|
||||||
|
#define CAN_ErrorCode_StuffErr ((uint8_t)0x10) /*!< Stuff Error */
|
||||||
|
#define CAN_ErrorCode_FormErr ((uint8_t)0x20) /*!< Form Error */
|
||||||
|
#define CAN_ErrorCode_ACKErr ((uint8_t)0x30) /*!< Acknowledgment Error */
|
||||||
|
#define CAN_ErrorCode_BitRecessiveErr ((uint8_t)0x40) /*!< Bit Recessive Error */
|
||||||
|
#define CAN_ErrorCode_BitDominantErr ((uint8_t)0x50) /*!< Bit Dominant Error */
|
||||||
|
#define CAN_ErrorCode_CRCErr ((uint8_t)0x60) /*!< CRC Error */
|
||||||
|
#define CAN_ErrorCode_SoftwareSetErr ((uint8_t)0x70) /*!< Software Set Error */
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CAN_flags
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* If the flag is 0x3XXXXXXX, it means that it can be used with CAN_GetFlagStatus()
|
||||||
|
and CAN_ClearFlag() functions. */
|
||||||
|
/* If the flag is 0x1XXXXXXX, it means that it can only be used with
|
||||||
|
CAN_GetFlagStatus() function. */
|
||||||
|
|
||||||
|
/* Transmit Flags */
|
||||||
|
#define CAN_FLAG_RQCP0 ((uint32_t)0x38000001) /*!< Request MailBox0 Flag */
|
||||||
|
#define CAN_FLAG_RQCP1 ((uint32_t)0x38000100) /*!< Request MailBox1 Flag */
|
||||||
|
#define CAN_FLAG_RQCP2 ((uint32_t)0x38010000) /*!< Request MailBox2 Flag */
|
||||||
|
|
||||||
|
/* Receive Flags */
|
||||||
|
#define CAN_FLAG_FMP0 ((uint32_t)0x12000003) /*!< FIFO 0 Message Pending Flag */
|
||||||
|
#define CAN_FLAG_FF0 ((uint32_t)0x32000008) /*!< FIFO 0 Full Flag */
|
||||||
|
#define CAN_FLAG_FOV0 ((uint32_t)0x32000010) /*!< FIFO 0 Overrun Flag */
|
||||||
|
#define CAN_FLAG_FMP1 ((uint32_t)0x14000003) /*!< FIFO 1 Message Pending Flag */
|
||||||
|
#define CAN_FLAG_FF1 ((uint32_t)0x34000008) /*!< FIFO 1 Full Flag */
|
||||||
|
#define CAN_FLAG_FOV1 ((uint32_t)0x34000010) /*!< FIFO 1 Overrun Flag */
|
||||||
|
|
||||||
|
/* Operating Mode Flags */
|
||||||
|
#define CAN_FLAG_WKU ((uint32_t)0x31000008) /*!< Wake up Flag */
|
||||||
|
#define CAN_FLAG_SLAK ((uint32_t)0x31000012) /*!< Sleep acknowledge Flag */
|
||||||
|
/* @note When SLAK interrupt is disabled (SLKIE=0), no polling on SLAKI is possible.
|
||||||
|
In this case the SLAK bit can be polled.*/
|
||||||
|
|
||||||
|
/* Error Flags */
|
||||||
|
#define CAN_FLAG_EWG ((uint32_t)0x10F00001) /*!< Error Warning Flag */
|
||||||
|
#define CAN_FLAG_EPV ((uint32_t)0x10F00002) /*!< Error Passive Flag */
|
||||||
|
#define CAN_FLAG_BOF ((uint32_t)0x10F00004) /*!< Bus-Off Flag */
|
||||||
|
#define CAN_FLAG_LEC ((uint32_t)0x30F00070) /*!< Last error code Flag */
|
||||||
|
|
||||||
|
#define IS_CAN_GET_FLAG(FLAG) (((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_BOF) || \
|
||||||
|
((FLAG) == CAN_FLAG_EPV) || ((FLAG) == CAN_FLAG_EWG) || \
|
||||||
|
((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_FOV0) || \
|
||||||
|
((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FMP0) || \
|
||||||
|
((FLAG) == CAN_FLAG_FOV1) || ((FLAG) == CAN_FLAG_FF1) || \
|
||||||
|
((FLAG) == CAN_FLAG_FMP1) || ((FLAG) == CAN_FLAG_RQCP2) || \
|
||||||
|
((FLAG) == CAN_FLAG_RQCP1)|| ((FLAG) == CAN_FLAG_RQCP0) || \
|
||||||
|
((FLAG) == CAN_FLAG_SLAK ))
|
||||||
|
|
||||||
|
#define IS_CAN_CLEAR_FLAG(FLAG)(((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_RQCP2) || \
|
||||||
|
((FLAG) == CAN_FLAG_RQCP1) || ((FLAG) == CAN_FLAG_RQCP0) || \
|
||||||
|
((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FOV0) ||\
|
||||||
|
((FLAG) == CAN_FLAG_FF1) || ((FLAG) == CAN_FLAG_FOV1) || \
|
||||||
|
((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_SLAK))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup CAN_interrupts
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CAN_IT_TME ((uint32_t)0x00000001) /*!< Transmit mailbox empty Interrupt*/
|
||||||
|
|
||||||
|
/* Receive Interrupts */
|
||||||
|
#define CAN_IT_FMP0 ((uint32_t)0x00000002) /*!< FIFO 0 message pending Interrupt*/
|
||||||
|
#define CAN_IT_FF0 ((uint32_t)0x00000004) /*!< FIFO 0 full Interrupt*/
|
||||||
|
#define CAN_IT_FOV0 ((uint32_t)0x00000008) /*!< FIFO 0 overrun Interrupt*/
|
||||||
|
#define CAN_IT_FMP1 ((uint32_t)0x00000010) /*!< FIFO 1 message pending Interrupt*/
|
||||||
|
#define CAN_IT_FF1 ((uint32_t)0x00000020) /*!< FIFO 1 full Interrupt*/
|
||||||
|
#define CAN_IT_FOV1 ((uint32_t)0x00000040) /*!< FIFO 1 overrun Interrupt*/
|
||||||
|
|
||||||
|
/* Operating Mode Interrupts */
|
||||||
|
#define CAN_IT_WKU ((uint32_t)0x00010000) /*!< Wake-up Interrupt*/
|
||||||
|
#define CAN_IT_SLK ((uint32_t)0x00020000) /*!< Sleep acknowledge Interrupt*/
|
||||||
|
|
||||||
|
/* Error Interrupts */
|
||||||
|
#define CAN_IT_EWG ((uint32_t)0x00000100) /*!< Error warning Interrupt*/
|
||||||
|
#define CAN_IT_EPV ((uint32_t)0x00000200) /*!< Error passive Interrupt*/
|
||||||
|
#define CAN_IT_BOF ((uint32_t)0x00000400) /*!< Bus-off Interrupt*/
|
||||||
|
#define CAN_IT_LEC ((uint32_t)0x00000800) /*!< Last error code Interrupt*/
|
||||||
|
#define CAN_IT_ERR ((uint32_t)0x00008000) /*!< Error Interrupt*/
|
||||||
|
|
||||||
|
/* Flags named as Interrupts : kept only for FW compatibility */
|
||||||
|
#define CAN_IT_RQCP0 CAN_IT_TME
|
||||||
|
#define CAN_IT_RQCP1 CAN_IT_TME
|
||||||
|
#define CAN_IT_RQCP2 CAN_IT_TME
|
||||||
|
|
||||||
|
|
||||||
|
#define IS_CAN_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FMP0) ||\
|
||||||
|
((IT) == CAN_IT_FF0) || ((IT) == CAN_IT_FOV0) ||\
|
||||||
|
((IT) == CAN_IT_FMP1) || ((IT) == CAN_IT_FF1) ||\
|
||||||
|
((IT) == CAN_IT_FOV1) || ((IT) == CAN_IT_EWG) ||\
|
||||||
|
((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) ||\
|
||||||
|
((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) ||\
|
||||||
|
((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK))
|
||||||
|
|
||||||
|
#define IS_CAN_CLEAR_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FF0) ||\
|
||||||
|
((IT) == CAN_IT_FOV0)|| ((IT) == CAN_IT_FF1) ||\
|
||||||
|
((IT) == CAN_IT_FOV1)|| ((IT) == CAN_IT_EWG) ||\
|
||||||
|
((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) ||\
|
||||||
|
((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) ||\
|
||||||
|
((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/* Function used to set the CAN configuration to the default reset state *****/
|
||||||
|
void CAN_DeInit(CAN_TypeDef* CANx);
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct);
|
||||||
|
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct);
|
||||||
|
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct);
|
||||||
|
void CAN_SlaveStartBank(uint8_t CAN_BankNumber);
|
||||||
|
void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState);
|
||||||
|
void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* CAN Frames Transmission functions ******************************************/
|
||||||
|
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage);
|
||||||
|
uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox);
|
||||||
|
void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox);
|
||||||
|
|
||||||
|
/* CAN Frames Reception functions *********************************************/
|
||||||
|
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage);
|
||||||
|
void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber);
|
||||||
|
uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber);
|
||||||
|
|
||||||
|
/* Operation modes functions **************************************************/
|
||||||
|
uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode);
|
||||||
|
uint8_t CAN_Sleep(CAN_TypeDef* CANx);
|
||||||
|
uint8_t CAN_WakeUp(CAN_TypeDef* CANx);
|
||||||
|
|
||||||
|
/* CAN Bus Error management functions *****************************************/
|
||||||
|
uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx);
|
||||||
|
uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx);
|
||||||
|
uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState);
|
||||||
|
FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG);
|
||||||
|
void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG);
|
||||||
|
ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT);
|
||||||
|
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0xx_CAN_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,300 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_cec.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the CEC firmware
|
||||||
|
* library, applicable only for STM32F051, STM32F042 and STM32F072 devices.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_CEC_H
|
||||||
|
#define __STM32F0XX_CEC_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup CEC
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief CEC Init structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t CEC_SignalFreeTime; /*!< Specifies the CEC Signal Free Time configuration.
|
||||||
|
This parameter can be a value of @ref CEC_Signal_Free_Time */
|
||||||
|
uint32_t CEC_RxTolerance; /*!< Specifies the CEC Reception Tolerance.
|
||||||
|
This parameter can be a value of @ref CEC_RxTolerance */
|
||||||
|
uint32_t CEC_StopReception; /*!< Specifies the CEC Stop Reception.
|
||||||
|
This parameter can be a value of @ref CEC_Stop_Reception */
|
||||||
|
uint32_t CEC_BitRisingError; /*!< Specifies the CEC Bit Rising Error generation.
|
||||||
|
This parameter can be a value of @ref CEC_Bit_Rising_Error_Generation */
|
||||||
|
uint32_t CEC_LongBitPeriodError; /*!< Specifies the CEC Long Bit Error generation.
|
||||||
|
This parameter can be a value of @ref CEC_Long_Bit_Error_Generation */
|
||||||
|
uint32_t CEC_BRDNoGen; /*!< Specifies the CEC Broadcast Error generation.
|
||||||
|
This parameter can be a value of @ref CEC_BDR_No_Gen */
|
||||||
|
uint32_t CEC_SFTOption; /*!< Specifies the CEC Signal Free Time option.
|
||||||
|
This parameter can be a value of @ref CEC_SFT_Option */
|
||||||
|
|
||||||
|
}CEC_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Signal_Free_Time
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_SignalFreeTime_Standard ((uint32_t)0x00000000) /*!< CEC Signal Free Time Standard */
|
||||||
|
#define CEC_SignalFreeTime_1T ((uint32_t)0x00000001) /*!< CEC 1.5 nominal data bit periods */
|
||||||
|
#define CEC_SignalFreeTime_2T ((uint32_t)0x00000002) /*!< CEC 2.5 nominal data bit periods */
|
||||||
|
#define CEC_SignalFreeTime_3T ((uint32_t)0x00000003) /*!< CEC 3.5 nominal data bit periods */
|
||||||
|
#define CEC_SignalFreeTime_4T ((uint32_t)0x00000004) /*!< CEC 4.5 nominal data bit periods */
|
||||||
|
#define CEC_SignalFreeTime_5T ((uint32_t)0x00000005) /*!< CEC 5.5 nominal data bit periods */
|
||||||
|
#define CEC_SignalFreeTime_6T ((uint32_t)0x00000006) /*!< CEC 6.5 nominal data bit periods */
|
||||||
|
#define CEC_SignalFreeTime_7T ((uint32_t)0x00000007) /*!< CEC 7.5 nominal data bit periods */
|
||||||
|
|
||||||
|
#define IS_CEC_SIGNAL_FREE_TIME(TIME) (((TIME) == CEC_SignalFreeTime_Standard) || \
|
||||||
|
((TIME) == CEC_SignalFreeTime_1T)|| \
|
||||||
|
((TIME) == CEC_SignalFreeTime_2T)|| \
|
||||||
|
((TIME) == CEC_SignalFreeTime_3T)|| \
|
||||||
|
((TIME) == CEC_SignalFreeTime_4T)|| \
|
||||||
|
((TIME) == CEC_SignalFreeTime_5T)|| \
|
||||||
|
((TIME) == CEC_SignalFreeTime_6T)|| \
|
||||||
|
((TIME) == CEC_SignalFreeTime_7T))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_RxTolerance
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_RxTolerance_Standard ((uint32_t)0x00000000) /*!< Standard Tolerance Margin */
|
||||||
|
#define CEC_RxTolerance_Extended CEC_CFGR_RXTOL /*!< Extended Tolerance Margin */
|
||||||
|
|
||||||
|
#define IS_CEC_RX_TOLERANCE(TOLERANCE) (((TOLERANCE) == CEC_RxTolerance_Standard) || \
|
||||||
|
((TOLERANCE) == CEC_RxTolerance_Extended))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Stop_Reception
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_StopReception_Off ((uint32_t)0x00000000) /*!< No RX Stop on bit Rising Error (BRE) */
|
||||||
|
#define CEC_StopReception_On CEC_CFGR_BRESTP /*!< RX Stop on bit Rising Error (BRE) */
|
||||||
|
|
||||||
|
#define IS_CEC_STOP_RECEPTION(RECEPTION) (((RECEPTION) == CEC_StopReception_On) || \
|
||||||
|
((RECEPTION) == CEC_StopReception_Off))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Bit_Rising_Error_Generation
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_BitRisingError_Off ((uint32_t)0x00000000) /*!< Bit Rising Error generation turned Off */
|
||||||
|
#define CEC_BitRisingError_On CEC_CFGR_BREGEN /*!< Bit Rising Error generation turned On */
|
||||||
|
|
||||||
|
#define IS_CEC_BIT_RISING_ERROR(ERROR) (((ERROR) == CEC_BitRisingError_Off) || \
|
||||||
|
((ERROR) == CEC_BitRisingError_On))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Long_Bit_Error_Generation
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_LongBitPeriodError_Off ((uint32_t)0x00000000) /*!< Long Bit Period Error generation turned Off */
|
||||||
|
#define CEC_LongBitPeriodError_On CEC_CFGR_LREGEN /*!< Long Bit Period Error generation turned On */
|
||||||
|
|
||||||
|
#define IS_CEC_LONG_BIT_PERIOD_ERROR(ERROR) (((ERROR) == CEC_LongBitPeriodError_Off) || \
|
||||||
|
((ERROR) == CEC_LongBitPeriodError_On))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_BDR_No_Gen
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define CEC_BRDNoGen_Off ((uint32_t)0x00000000) /*!< Broadcast Bit Rising Error generation turned Off */
|
||||||
|
#define CEC_BRDNoGen_On CEC_CFGR_BRDNOGEN /*!< Broadcast Bit Rising Error generation turned On */
|
||||||
|
|
||||||
|
#define IS_CEC_BDR_NO_GEN_ERROR(ERROR) (((ERROR) == CEC_BRDNoGen_Off) || \
|
||||||
|
((ERROR) == CEC_BRDNoGen_On))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_SFT_Option
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_SFTOption_Off ((uint32_t)0x00000000) /*!< SFT option turned Off */
|
||||||
|
#define CEC_SFTOption_On CEC_CFGR_SFTOPT /*!< SFT option turned On */
|
||||||
|
|
||||||
|
#define IS_CEC_SFT_OPTION(OPTION) (((OPTION) == CEC_SFTOption_Off) || \
|
||||||
|
((OPTION) == CEC_SFTOption_On))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Own_Address
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_CEC_ADDRESS(ADDRESS) ((ADDRESS) < 0x10)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_Interrupt_Configuration_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_IT_TXACKE CEC_IER_TXACKEIE
|
||||||
|
#define CEC_IT_TXERR CEC_IER_TXERRIE
|
||||||
|
#define CEC_IT_TXUDR CEC_IER_TXUDRIE
|
||||||
|
#define CEC_IT_TXEND CEC_IER_TXENDIE
|
||||||
|
#define CEC_IT_TXBR CEC_IER_TXBRIE
|
||||||
|
#define CEC_IT_ARBLST CEC_IER_ARBLSTIE
|
||||||
|
#define CEC_IT_RXACKE CEC_IER_RXACKEIE
|
||||||
|
#define CEC_IT_LBPE CEC_IER_LBPEIE
|
||||||
|
#define CEC_IT_SBPE CEC_IER_SBPEIE
|
||||||
|
#define CEC_IT_BRE CEC_IER_BREIEIE
|
||||||
|
#define CEC_IT_RXOVR CEC_IER_RXOVRIE
|
||||||
|
#define CEC_IT_RXEND CEC_IER_RXENDIE
|
||||||
|
#define CEC_IT_RXBR CEC_IER_RXBRIE
|
||||||
|
|
||||||
|
#define IS_CEC_IT(IT) ((((IT) & (uint32_t)0xFFFFE000) == 0x00) && ((IT) != 0x00))
|
||||||
|
|
||||||
|
#define IS_CEC_GET_IT(IT) (((IT) == CEC_IT_TXACKE) || \
|
||||||
|
((IT) == CEC_IT_TXERR)|| \
|
||||||
|
((IT) == CEC_IT_TXUDR)|| \
|
||||||
|
((IT) == CEC_IT_TXEND)|| \
|
||||||
|
((IT) == CEC_IT_TXBR)|| \
|
||||||
|
((IT) == CEC_IT_ARBLST)|| \
|
||||||
|
((IT) == CEC_IT_RXACKE)|| \
|
||||||
|
((IT) == CEC_IT_LBPE)|| \
|
||||||
|
((IT) == CEC_IT_SBPE)|| \
|
||||||
|
((IT) == CEC_IT_BRE)|| \
|
||||||
|
((IT) == CEC_IT_RXOVR)|| \
|
||||||
|
((IT) == CEC_IT_RXEND)|| \
|
||||||
|
((IT) == CEC_IT_RXBR))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CEC_ISR_register_flags_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CEC_FLAG_TXACKE CEC_ISR_TXACKE
|
||||||
|
#define CEC_FLAG_TXERR CEC_ISR_TXERR
|
||||||
|
#define CEC_FLAG_TXUDR CEC_ISR_TXUDR
|
||||||
|
#define CEC_FLAG_TXEND CEC_ISR_TXEND
|
||||||
|
#define CEC_FLAG_TXBR CEC_ISR_TXBR
|
||||||
|
#define CEC_FLAG_ARBLST CEC_ISR_ARBLST
|
||||||
|
#define CEC_FLAG_RXACKE CEC_ISR_RXACKE
|
||||||
|
#define CEC_FLAG_LBPE CEC_ISR_LBPE
|
||||||
|
#define CEC_FLAG_SBPE CEC_ISR_SBPE
|
||||||
|
#define CEC_FLAG_BRE CEC_ISR_BRE
|
||||||
|
#define CEC_FLAG_RXOVR CEC_ISR_RXOVR
|
||||||
|
#define CEC_FLAG_RXEND CEC_ISR_RXEND
|
||||||
|
#define CEC_FLAG_RXBR CEC_ISR_RXBR
|
||||||
|
|
||||||
|
#define IS_CEC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFE000) == 0x00) && ((FLAG) != 0x00))
|
||||||
|
|
||||||
|
#define IS_CEC_GET_FLAG(FLAG) (((FLAG) == CEC_FLAG_TXACKE) || \
|
||||||
|
((FLAG) == CEC_FLAG_TXERR)|| \
|
||||||
|
((FLAG) == CEC_FLAG_TXUDR)|| \
|
||||||
|
((FLAG) == CEC_FLAG_TXEND)|| \
|
||||||
|
((FLAG) == CEC_FLAG_TXBR)|| \
|
||||||
|
((FLAG) == CEC_FLAG_ARBLST)|| \
|
||||||
|
((FLAG) == CEC_FLAG_RXACKE)|| \
|
||||||
|
((FLAG) == CEC_FLAG_LBPE)|| \
|
||||||
|
((FLAG) == CEC_FLAG_SBPE)|| \
|
||||||
|
((FLAG) == CEC_FLAG_BRE)|| \
|
||||||
|
((FLAG) == CEC_FLAG_RXOVR)|| \
|
||||||
|
((FLAG) == CEC_FLAG_RXEND)|| \
|
||||||
|
((FLAG) == CEC_FLAG_RXBR))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the CEC configuration to the default reset state *****/
|
||||||
|
void CEC_DeInit(void);
|
||||||
|
|
||||||
|
/* CEC_Initialization and Configuration functions *****************************/
|
||||||
|
void CEC_Init(CEC_InitTypeDef* CEC_InitStruct);
|
||||||
|
void CEC_StructInit(CEC_InitTypeDef* CEC_InitStruct);
|
||||||
|
void CEC_Cmd(FunctionalState NewState);
|
||||||
|
void CEC_ListenModeCmd(FunctionalState NewState);
|
||||||
|
void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress);
|
||||||
|
void CEC_OwnAddressClear(void);
|
||||||
|
|
||||||
|
/* CEC_Data transfers functions ***********************************************/
|
||||||
|
void CEC_SendData(uint8_t Data);
|
||||||
|
uint8_t CEC_ReceiveData(void);
|
||||||
|
void CEC_StartOfMessage(void);
|
||||||
|
void CEC_EndOfMessage(void);
|
||||||
|
|
||||||
|
/* CEC_Interrupts and flags management functions ******************************/
|
||||||
|
void CEC_ITConfig(uint16_t CEC_IT, FunctionalState NewState);
|
||||||
|
FlagStatus CEC_GetFlagStatus(uint16_t CEC_FLAG);
|
||||||
|
void CEC_ClearFlag(uint32_t CEC_FLAG);
|
||||||
|
ITStatus CEC_GetITStatus(uint16_t CEC_IT);
|
||||||
|
void CEC_ClearITPendingBit(uint16_t CEC_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_CEC_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,245 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_comp.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the COMP firmware
|
||||||
|
* library, applicable only for STM32F051 and STM32F072 devices.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_COMP_H
|
||||||
|
#define __STM32F0XX_COMP_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup COMP
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief COMP Init structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
|
||||||
|
uint32_t COMP_InvertingInput; /*!< Selects the inverting input of the comparator.
|
||||||
|
This parameter can be a value of @ref COMP_InvertingInput */
|
||||||
|
|
||||||
|
uint32_t COMP_Output; /*!< Selects the output redirection of the comparator.
|
||||||
|
This parameter can be a value of @ref COMP_Output */
|
||||||
|
|
||||||
|
uint32_t COMP_OutputPol; /*!< Selects the output polarity of the comparator.
|
||||||
|
This parameter can be a value of @ref COMP_OutputPolarity */
|
||||||
|
|
||||||
|
uint32_t COMP_Hysteresis; /*!< Selects the hysteresis voltage of the comparator.
|
||||||
|
This parameter can be a value of @ref COMP_Hysteresis */
|
||||||
|
|
||||||
|
uint32_t COMP_Mode; /*!< Selects the operating mode of the comparator
|
||||||
|
and allows to adjust the speed/consumption.
|
||||||
|
This parameter can be a value of @ref COMP_Mode */
|
||||||
|
|
||||||
|
}COMP_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Selection
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define COMP_Selection_COMP1 ((uint32_t)0x00000000) /*!< COMP1 Selection */
|
||||||
|
#define COMP_Selection_COMP2 ((uint32_t)0x00000010) /*!< COMP2 Selection */
|
||||||
|
|
||||||
|
#define IS_COMP_ALL_PERIPH(PERIPH) (((PERIPH) == COMP_Selection_COMP1) || \
|
||||||
|
((PERIPH) == COMP_Selection_COMP2))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_InvertingInput
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define COMP_InvertingInput_1_4VREFINT ((uint32_t)0x00000000) /*!< 1/4 VREFINT connected to comparator inverting input */
|
||||||
|
#define COMP_InvertingInput_1_2VREFINT COMP_CSR_COMP1INSEL_0 /*!< 1/2 VREFINT connected to comparator inverting input */
|
||||||
|
#define COMP_InvertingInput_3_4VREFINT COMP_CSR_COMP1INSEL_1 /*!< 3/4 VREFINT connected to comparator inverting input */
|
||||||
|
#define COMP_InvertingInput_VREFINT ((uint32_t)0x00000030) /*!< VREFINT connected to comparator inverting input */
|
||||||
|
#define COMP_InvertingInput_DAC1 COMP_CSR_COMP1INSEL_2 /*!< DAC1_OUT (PA4) connected to comparator inverting input */
|
||||||
|
#define COMP_InvertingInput_DAC2 ((uint32_t)0x00000050) /*!< DAC2_OUT (PA5) connected to comparator inverting input, applicable only for STM32F072 devices */
|
||||||
|
#define COMP_InvertingInput_IO ((uint32_t)0x00000060) /*!< I/O (PA0 for COMP1 and PA2 for COMP2) connected to comparator inverting input */
|
||||||
|
|
||||||
|
#define IS_COMP_INVERTING_INPUT(INPUT) (((INPUT) == COMP_InvertingInput_1_4VREFINT) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_1_2VREFINT) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_3_4VREFINT) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_VREFINT) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_DAC1) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_DAC2) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_1_4VREFINT) || \
|
||||||
|
((INPUT) == COMP_InvertingInput_IO))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Output
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define COMP_Output_None ((uint32_t)0x00000000) /*!< COMP output isn't connected to other peripherals */
|
||||||
|
#define COMP_Output_TIM1BKIN COMP_CSR_COMP1OUTSEL_0 /*!< COMP output connected to TIM1 Break Input (BKIN) */
|
||||||
|
#define COMP_Output_TIM1IC1 COMP_CSR_COMP1OUTSEL_1 /*!< COMP output connected to TIM1 Input Capture 1 */
|
||||||
|
#define COMP_Output_TIM1OCREFCLR ((uint32_t)0x00000300) /*!< COMP output connected to TIM1 OCREF Clear */
|
||||||
|
#define COMP_Output_TIM2IC4 COMP_CSR_COMP1OUTSEL_2 /*!< COMP output connected to TIM2 Input Capture 4 */
|
||||||
|
#define COMP_Output_TIM2OCREFCLR ((uint32_t)0x00000500) /*!< COMP output connected to TIM2 OCREF Clear */
|
||||||
|
#define COMP_Output_TIM3IC1 ((uint32_t)0x00000600) /*!< COMP output connected to TIM3 Input Capture 1 */
|
||||||
|
#define COMP_Output_TIM3OCREFCLR COMP_CSR_COMP1OUTSEL /*!< COMP output connected to TIM3 OCREF Clear */
|
||||||
|
|
||||||
|
|
||||||
|
#define IS_COMP_OUTPUT(OUTPUT) (((OUTPUT) == COMP_Output_None) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM1BKIN) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM1IC1) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM1OCREFCLR) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM2IC4) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM2OCREFCLR) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM3IC1) || \
|
||||||
|
((OUTPUT) == COMP_Output_TIM3OCREFCLR))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_OutputPolarity
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define COMP_OutputPol_NonInverted ((uint32_t)0x00000000) /*!< COMP output on GPIO isn't inverted */
|
||||||
|
#define COMP_OutputPol_Inverted COMP_CSR_COMP1POL /*!< COMP output on GPIO is inverted */
|
||||||
|
|
||||||
|
#define IS_COMP_OUTPUT_POL(POL) (((POL) == COMP_OutputPol_NonInverted) || \
|
||||||
|
((POL) == COMP_OutputPol_Inverted))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Hysteresis
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Please refer to the electrical characteristics in the device datasheet for
|
||||||
|
the hysteresis level */
|
||||||
|
#define COMP_Hysteresis_No 0x00000000 /*!< No hysteresis */
|
||||||
|
#define COMP_Hysteresis_Low COMP_CSR_COMP1HYST_0 /*!< Hysteresis level low */
|
||||||
|
#define COMP_Hysteresis_Medium COMP_CSR_COMP1HYST_1 /*!< Hysteresis level medium */
|
||||||
|
#define COMP_Hysteresis_High COMP_CSR_COMP1HYST /*!< Hysteresis level high */
|
||||||
|
|
||||||
|
#define IS_COMP_HYSTERESIS(HYSTERESIS) (((HYSTERESIS) == COMP_Hysteresis_No) || \
|
||||||
|
((HYSTERESIS) == COMP_Hysteresis_Low) || \
|
||||||
|
((HYSTERESIS) == COMP_Hysteresis_Medium) || \
|
||||||
|
((HYSTERESIS) == COMP_Hysteresis_High))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_Mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Please refer to the electrical characteristics in the device datasheet for
|
||||||
|
the power consumption values */
|
||||||
|
#define COMP_Mode_HighSpeed 0x00000000 /*!< High Speed */
|
||||||
|
#define COMP_Mode_MediumSpeed COMP_CSR_COMP1MODE_0 /*!< Medium Speed */
|
||||||
|
#define COMP_Mode_LowPower COMP_CSR_COMP1MODE_1 /*!< Low power mode */
|
||||||
|
#define COMP_Mode_UltraLowPower COMP_CSR_COMP1MODE /*!< Ultra-low power mode */
|
||||||
|
|
||||||
|
#define IS_COMP_MODE(MODE) (((MODE) == COMP_Mode_UltraLowPower) || \
|
||||||
|
((MODE) == COMP_Mode_LowPower) || \
|
||||||
|
((MODE) == COMP_Mode_MediumSpeed) || \
|
||||||
|
((MODE) == COMP_Mode_HighSpeed))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup COMP_OutputLevel
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* When output polarity is not inverted, comparator output is high when
|
||||||
|
the non-inverting input is at a higher voltage than the inverting input */
|
||||||
|
#define COMP_OutputLevel_High COMP_CSR_COMP1OUT
|
||||||
|
/* When output polarity is not inverted, comparator output is low when
|
||||||
|
the non-inverting input is at a lower voltage than the inverting input*/
|
||||||
|
#define COMP_OutputLevel_Low ((uint32_t)0x00000000)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the COMP configuration to the default reset state ****/
|
||||||
|
void COMP_DeInit(void);
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void COMP_Init(uint32_t COMP_Selection, COMP_InitTypeDef* COMP_InitStruct);
|
||||||
|
void COMP_StructInit(COMP_InitTypeDef* COMP_InitStruct);
|
||||||
|
void COMP_Cmd(uint32_t COMP_Selection, FunctionalState NewState);
|
||||||
|
void COMP_SwitchCmd(FunctionalState NewState);
|
||||||
|
uint32_t COMP_GetOutputLevel(uint32_t COMP_Selection);
|
||||||
|
|
||||||
|
/* Window mode control function ***********************************************/
|
||||||
|
void COMP_WindowCmd(FunctionalState NewState);
|
||||||
|
|
||||||
|
/* COMP configuration locking function ****************************************/
|
||||||
|
void COMP_LockConfig(uint32_t COMP_Selection);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__STM32F0XX_COMP_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,122 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_crc.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the CRC firmware
|
||||||
|
* library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_CRC_H
|
||||||
|
#define __STM32F0XX_CRC_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/*!< Includes ----------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup CRC
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup CRC_ReverseInputData
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRC_ReverseInputData_No ((uint32_t)0x00000000) /*!< No reverse operation of Input Data */
|
||||||
|
#define CRC_ReverseInputData_8bits CRC_CR_REV_IN_0 /*!< Reverse operation of Input Data on 8 bits */
|
||||||
|
#define CRC_ReverseInputData_16bits CRC_CR_REV_IN_1 /*!< Reverse operation of Input Data on 16 bits */
|
||||||
|
#define CRC_ReverseInputData_32bits CRC_CR_REV_IN /*!< Reverse operation of Input Data on 32 bits */
|
||||||
|
|
||||||
|
#define IS_CRC_REVERSE_INPUT_DATA(DATA) (((DATA) == CRC_ReverseInputData_No) || \
|
||||||
|
((DATA) == CRC_ReverseInputData_8bits) || \
|
||||||
|
((DATA) == CRC_ReverseInputData_16bits) || \
|
||||||
|
((DATA) == CRC_ReverseInputData_32bits))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRC_PolynomialSize
|
||||||
|
* @brief Only applicable for STM32F042 and STM32F072 devices
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRC_PolSize_7 CRC_CR_POLSIZE /*!< 7-bit polynomial for CRC calculation */
|
||||||
|
#define CRC_PolSize_8 CRC_CR_POLSIZE_1 /*!< 8-bit polynomial for CRC calculation */
|
||||||
|
#define CRC_PolSize_16 CRC_CR_POLSIZE_0 /*!< 16-bit polynomial for CRC calculation */
|
||||||
|
#define CRC_PolSize_32 ((uint32_t)0x00000000)/*!< 32-bit polynomial for CRC calculation */
|
||||||
|
|
||||||
|
#define IS_CRC_POL_SIZE(SIZE) (((SIZE) == CRC_PolSize_7) || \
|
||||||
|
((SIZE) == CRC_PolSize_8) || \
|
||||||
|
((SIZE) == CRC_PolSize_16) || \
|
||||||
|
((SIZE) == CRC_PolSize_32))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
/* Configuration of the CRC computation unit **********************************/
|
||||||
|
void CRC_DeInit(void);
|
||||||
|
void CRC_ResetDR(void);
|
||||||
|
void CRC_PolynomialSizeSelect(uint32_t CRC_PolSize); /*!< Only applicable for STM32F042 and STM32F072 devices */
|
||||||
|
void CRC_ReverseInputDataSelect(uint32_t CRC_ReverseInputData);
|
||||||
|
void CRC_ReverseOutputDataCmd(FunctionalState NewState);
|
||||||
|
void CRC_SetInitRegister(uint32_t CRC_InitValue);
|
||||||
|
void CRC_SetPolynomial(uint32_t CRC_Pol); /*!< Only applicable for STM32F042 and STM32F072 devices */
|
||||||
|
|
||||||
|
/* CRC computation ************************************************************/
|
||||||
|
uint32_t CRC_CalcCRC(uint32_t CRC_Data);
|
||||||
|
uint32_t CRC_CalcCRC16bits(uint16_t CRC_Data); /*!< Only applicable for STM32F042 and STM32F072 devices */
|
||||||
|
uint32_t CRC_CalcCRC8bits(uint8_t CRC_Data); /*!< Only applicable for STM32F042 and STM32F072 devices */
|
||||||
|
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength);
|
||||||
|
uint32_t CRC_GetCRC(void);
|
||||||
|
|
||||||
|
/* Independent register (IDR) access (write/read) *****************************/
|
||||||
|
void CRC_SetIDRegister(uint8_t CRC_IDValue);
|
||||||
|
uint8_t CRC_GetIDRegister(void);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_CRC_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,183 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_crs.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the CRS firmware
|
||||||
|
* library, applicable only for STM32F042 and STM32F072 devices.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_CRS_H
|
||||||
|
#define __STM32F0XX_CRS_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/*!< Includes ----------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup CRS
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup CRS_Interrupt_Sources
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRS_IT_SYNCOK CRS_ISR_SYNCOKF /*!< SYNC event OK */
|
||||||
|
#define CRS_IT_SYNCWARN CRS_ISR_SYNCWARNF /*!< SYNC warning */
|
||||||
|
#define CRS_IT_ERR CRS_ISR_ERRF /*!< error */
|
||||||
|
#define CRS_IT_ESYNC CRS_ISR_ESYNCF /*!< Expected SYNC */
|
||||||
|
#define CRS_IT_TRIMOVF CRS_ISR_TRIMOVF /*!< Trimming overflow or underflow */
|
||||||
|
#define CRS_IT_SYNCERR CRS_ISR_SYNCERR /*!< SYNC error */
|
||||||
|
#define CRS_IT_SYNCMISS CRS_ISR_SYNCMISS /*!< SYNC missed*/
|
||||||
|
|
||||||
|
#define IS_CRS_IT(IT) (((IT) == CRS_IT_SYNCOK) || ((IT) == CRS_IT_SYNCWARN) || \
|
||||||
|
((IT) == CRS_IT_ERR) || ((IT) == CRS_IT_ESYNC))
|
||||||
|
|
||||||
|
#define IS_CRS_GET_IT(IT) (((IT) == CRS_IT_SYNCOK) || ((IT) == CRS_IT_SYNCWARN) || \
|
||||||
|
((IT) == CRS_IT_ERR) || ((IT) == CRS_IT_ESYNC) || \
|
||||||
|
((IT) == CRS_IT_TRIMOVF) || ((IT) == CRS_IT_SYNCERR) || \
|
||||||
|
((IT) == CRS_IT_SYNCMISS))
|
||||||
|
|
||||||
|
#define IS_CRS_CLEAR_IT(IT) ((IT) != 0x00)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRS_Flags
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRS_FLAG_SYNCOK CRS_ISR_SYNCOKF /*!< SYNC event OK */
|
||||||
|
#define CRS_FLAG_SYNCWARN CRS_ISR_SYNCWARNF /*!< SYNC warning */
|
||||||
|
#define CRS_FLAG_ERR CRS_ISR_ERRF /*!< error */
|
||||||
|
#define CRS_FLAG_ESYNC CRS_ISR_ESYNCF /*!< Expected SYNC */
|
||||||
|
#define CRS_FLAG_TRIMOVF CRS_ISR_TRIMOVF /*!< Trimming overflow or underflow */
|
||||||
|
#define CRS_FLAG_SYNCERR CRS_ISR_SYNCERR /*!< SYNC error */
|
||||||
|
#define CRS_FLAG_SYNCMISS CRS_ISR_SYNCMISS /*!< SYNC missed*/
|
||||||
|
|
||||||
|
#define IS_CRS_FLAG(FLAG) (((FLAG) == CRS_FLAG_SYNCOK) || ((FLAG) == CRS_FLAG_SYNCWARN) || \
|
||||||
|
((FLAG) == CRS_FLAG_ERR) || ((FLAG) == CRS_FLAG_ESYNC) || \
|
||||||
|
((FLAG) == CRS_FLAG_TRIMOVF) || ((FLAG) == CRS_FLAG_SYNCERR) || \
|
||||||
|
((FLAG) == CRS_FLAG_SYNCMISS))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRS_Synchro_Source
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRS_SYNCSource_GPIO ((uint32_t)0x00) /*!< Synchro Signal soucre GPIO */
|
||||||
|
#define CRS_SYNCSource_LSE CRS_CFGR_SYNCSRC_0 /*!< Synchro Signal source LSE */
|
||||||
|
#define CRS_SYNCSource_USB CRS_CFGR_SYNCSRC_1 /*!< Synchro Signal source USB SOF */
|
||||||
|
|
||||||
|
#define IS_CRS_SYNC_SOURCE(SOURCE) (((SOURCE) == CRS_SYNCSource_GPIO) || \
|
||||||
|
((SOURCE) == CRS_SYNCSource_LSE) ||\
|
||||||
|
((SOURCE) == CRS_SYNCSource_USB))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRS_SynchroDivider
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRS_SYNC_Div1 ((uint32_t)0x00) /*!< Synchro Signal not divided */
|
||||||
|
#define CRS_SYNC_Div2 CRS_CFGR_SYNCDIV_0 /*!< Synchro Signal divided by 2 */
|
||||||
|
#define CRS_SYNC_Div4 CRS_CFGR_SYNCDIV_1 /*!< Synchro Signal divided by 4 */
|
||||||
|
#define CRS_SYNC_Div8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */
|
||||||
|
#define CRS_SYNC_Div16 CRS_CFGR_SYNCDIV_2 /*!< Synchro Signal divided by 16 */
|
||||||
|
#define CRS_SYNC_Div32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */
|
||||||
|
#define CRS_SYNC_Div64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */
|
||||||
|
#define CRS_SYNC_Div128 CRS_CFGR_SYNCDIV /*!< Synchro Signal divided by 128 */
|
||||||
|
|
||||||
|
#define IS_CRS_SYNC_DIV(DIV) (((DIV) == CRS_SYNC_Div1) || ((DIV) == CRS_SYNC_Div2) ||\
|
||||||
|
((DIV) == CRS_SYNC_Div4) || ((DIV) == CRS_SYNC_Div8) || \
|
||||||
|
((DIV) == CRS_SYNC_Div16) || ((DIV) == CRS_SYNC_Div32) || \
|
||||||
|
((DIV) == CRS_SYNC_Div64) || ((DIV) == CRS_SYNC_Div128))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup CRS_SynchroPolarity
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define CRS_SYNCPolarity_Rising ((uint32_t)0x00) /*!< Synchro Active on rising edge */
|
||||||
|
#define CRS_SYNCPolarity_Falling CRS_CFGR_SYNCPOL /*!< Synchro Active on falling edge */
|
||||||
|
|
||||||
|
#define IS_CRS_SYNC_POLARITY(POLARITY) (((POLARITY) == CRS_SYNCPolarity_Rising) || \
|
||||||
|
((POLARITY) == CRS_SYNCPolarity_Falling))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
/* Configuration of the CRS **********************************/
|
||||||
|
void CRS_DeInit(void);
|
||||||
|
void CRS_AdjustHSI48CalibrationValue(uint8_t CRS_HSI48CalibrationValue);
|
||||||
|
void CRS_FrequencyErrorCounterCmd(FunctionalState NewState);
|
||||||
|
void CRS_AutomaticCalibrationCmd(FunctionalState NewState);
|
||||||
|
void CRS_SoftwareSynchronizationGenerate(void);
|
||||||
|
void CRS_FrequencyErrorCounterReload(uint32_t CRS_ReloadValue);
|
||||||
|
void CRS_FrequencyErrorLimitConfig(uint8_t CRS_ErrorLimitValue);
|
||||||
|
void CRS_SynchronizationPrescalerConfig(uint32_t CRS_Prescaler);
|
||||||
|
void CRS_SynchronizationSourceConfig(uint32_t CRS_Source);
|
||||||
|
void CRS_SynchronizationPolarityConfig(uint32_t CRS_Polarity);
|
||||||
|
uint32_t CRS_GetReloadValue(void);
|
||||||
|
uint32_t CRS_GetHSI48CalibrationValue(void);
|
||||||
|
uint32_t CRS_GetFrequencyErrorValue(void);
|
||||||
|
uint32_t CRS_GetFrequencyErrorDirection(void);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void CRS_ITConfig(uint32_t CRS_IT, FunctionalState NewState);
|
||||||
|
FlagStatus CRS_GetFlagStatus(uint32_t CRS_FLAG);
|
||||||
|
void CRS_ClearFlag(uint32_t CRS_FLAG);
|
||||||
|
ITStatus CRS_GetITStatus(uint32_t CRS_IT);
|
||||||
|
void CRS_ClearITPendingBit(uint32_t CRS_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_CRS_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,312 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_dac.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the DAC firmware
|
||||||
|
* library, applicable only for STM32F051 and STM32F072 devices.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_DAC_H
|
||||||
|
#define __STM32F0XX_DAC_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup DAC
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief DAC Init structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t DAC_Trigger; /*!< Specifies the external trigger for the selected DAC channel.
|
||||||
|
This parameter can be a value of @ref DAC_trigger_selection */
|
||||||
|
|
||||||
|
uint32_t DAC_WaveGeneration; /*!< Specifies whether DAC channel noise waves or triangle waves
|
||||||
|
are generated, or whether no wave is generated.
|
||||||
|
This parameter can be a value of @ref DAC_wave_generation
|
||||||
|
This parameter is only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
uint32_t DAC_LFSRUnmask_TriangleAmplitude; /*!< Specifies the LFSR mask for noise wave generation or
|
||||||
|
the maximum amplitude triangle generation for the DAC channel.
|
||||||
|
This parameter can be a value of @ref DAC_lfsrunmask_triangleamplitude
|
||||||
|
This parameter is only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
uint32_t DAC_OutputBuffer; /*!< Specifies whether the DAC channel output buffer is enabled or disabled.
|
||||||
|
This parameter can be a value of @ref DAC_output_buffer */
|
||||||
|
}DAC_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_Trigger
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_Trigger_None ((uint32_t)0x00000000) /*!< Conversion is automatic once the DAC1_DHRxxxx register
|
||||||
|
has been loaded, and not by external trigger */
|
||||||
|
#define DAC_Trigger_T6_TRGO ((uint32_t)0x00000004) /*!< TIM6 TRGO selected as external conversion trigger for DAC channel1 */
|
||||||
|
#define DAC_Trigger_T3_TRGO ((uint32_t)0x0000000C) /*!< TIM3 TRGO selected as external conversion trigger for DAC channel1 */
|
||||||
|
#define DAC_Trigger_T7_TRGO ((uint32_t)0x00000014) /*!< TIM7 TRGO selected as external conversion trigger for DAC channel1,
|
||||||
|
applicable only for STM32F072 devices */
|
||||||
|
#define DAC_Trigger_T15_TRGO ((uint32_t)0x0000001C) /*!< TIM15 TRGO selected as external conversion trigger for DAC channel1 */
|
||||||
|
#define DAC_Trigger_T2_TRGO ((uint32_t)0x00000024) /*!< TIM2 TRGO selected as external conversion trigger for DAC channel1 */
|
||||||
|
#define DAC_Trigger_Ext_IT9 ((uint32_t)0x00000034) /*!< EXTI Line9 event selected as external conversion trigger for DAC channels */
|
||||||
|
#define DAC_Trigger_Software ((uint32_t)0x0000003C) /*!< Conversion started by software trigger for DAC channels */
|
||||||
|
|
||||||
|
#define IS_DAC_TRIGGER(TRIGGER) (((TRIGGER) == DAC_Trigger_None) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_T6_TRGO) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_T7_TRGO) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_T3_TRGO) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_T15_TRGO) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_T2_TRGO) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_Ext_IT9) || \
|
||||||
|
((TRIGGER) == DAC_Trigger_Software))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_wave_generation
|
||||||
|
* @brief This parameters are only applicable for STM32F072 devices.
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_WaveGeneration_None ((uint32_t)0x00000000)
|
||||||
|
#define DAC_WaveGeneration_Noise ((uint32_t)0x00000040)
|
||||||
|
#define DAC_WaveGeneration_Triangle ((uint32_t)0x00000080)
|
||||||
|
#define IS_DAC_GENERATE_WAVE(WAVE) (((WAVE) == DAC_WaveGeneration_None) || \
|
||||||
|
((WAVE) == DAC_WaveGeneration_Noise) || \
|
||||||
|
((WAVE) == DAC_WaveGeneration_Triangle))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_lfsrunmask_triangleamplitude
|
||||||
|
* @brief These parameters are only applicable for STM32F072 devices.
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_LFSRUnmask_Bit0 ((uint32_t)0x00000000) /*!< Unmask DAC channel LFSR bit0 for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits1_0 ((uint32_t)0x00000100) /*!< Unmask DAC channel LFSR bit[1:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits2_0 ((uint32_t)0x00000200) /*!< Unmask DAC channel LFSR bit[2:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits3_0 ((uint32_t)0x00000300) /*!< Unmask DAC channel LFSR bit[3:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits4_0 ((uint32_t)0x00000400) /*!< Unmask DAC channel LFSR bit[4:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits5_0 ((uint32_t)0x00000500) /*!< Unmask DAC channel LFSR bit[5:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits6_0 ((uint32_t)0x00000600) /*!< Unmask DAC channel LFSR bit[6:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits7_0 ((uint32_t)0x00000700) /*!< Unmask DAC channel LFSR bit[7:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits8_0 ((uint32_t)0x00000800) /*!< Unmask DAC channel LFSR bit[8:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits9_0 ((uint32_t)0x00000900) /*!< Unmask DAC channel LFSR bit[9:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits10_0 ((uint32_t)0x00000A00) /*!< Unmask DAC channel LFSR bit[10:0] for noise wave generation */
|
||||||
|
#define DAC_LFSRUnmask_Bits11_0 ((uint32_t)0x00000B00) /*!< Unmask DAC channel LFSR bit[11:0] for noise wave generation */
|
||||||
|
#define DAC_TriangleAmplitude_1 ((uint32_t)0x00000000) /*!< Select max triangle amplitude of 1 */
|
||||||
|
#define DAC_TriangleAmplitude_3 ((uint32_t)0x00000100) /*!< Select max triangle amplitude of 3 */
|
||||||
|
#define DAC_TriangleAmplitude_7 ((uint32_t)0x00000200) /*!< Select max triangle amplitude of 7 */
|
||||||
|
#define DAC_TriangleAmplitude_15 ((uint32_t)0x00000300) /*!< Select max triangle amplitude of 15 */
|
||||||
|
#define DAC_TriangleAmplitude_31 ((uint32_t)0x00000400) /*!< Select max triangle amplitude of 31 */
|
||||||
|
#define DAC_TriangleAmplitude_63 ((uint32_t)0x00000500) /*!< Select max triangle amplitude of 63 */
|
||||||
|
#define DAC_TriangleAmplitude_127 ((uint32_t)0x00000600) /*!< Select max triangle amplitude of 127 */
|
||||||
|
#define DAC_TriangleAmplitude_255 ((uint32_t)0x00000700) /*!< Select max triangle amplitude of 255 */
|
||||||
|
#define DAC_TriangleAmplitude_511 ((uint32_t)0x00000800) /*!< Select max triangle amplitude of 511 */
|
||||||
|
#define DAC_TriangleAmplitude_1023 ((uint32_t)0x00000900) /*!< Select max triangle amplitude of 1023 */
|
||||||
|
#define DAC_TriangleAmplitude_2047 ((uint32_t)0x00000A00) /*!< Select max triangle amplitude of 2047 */
|
||||||
|
#define DAC_TriangleAmplitude_4095 ((uint32_t)0x00000B00) /*!< Select max triangle amplitude of 4095 */
|
||||||
|
|
||||||
|
#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUnmask_Bit0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits1_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits2_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits3_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits4_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits5_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits6_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits7_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits8_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits9_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits10_0) || \
|
||||||
|
((VALUE) == DAC_LFSRUnmask_Bits11_0) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_1) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_3) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_7) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_15) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_31) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_63) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_127) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_255) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_511) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_1023) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_2047) || \
|
||||||
|
((VALUE) == DAC_TriangleAmplitude_4095))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_OutputBuffer
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_OutputBuffer_Enable ((uint32_t)0x00000000)
|
||||||
|
#define DAC_OutputBuffer_Disable DAC_CR_BOFF1
|
||||||
|
#define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OutputBuffer_Enable) || \
|
||||||
|
((STATE) == DAC_OutputBuffer_Disable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_Channel_selection
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_Channel_1 ((uint32_t)0x00000000)
|
||||||
|
#define DAC_Channel_2 ((uint32_t)0x00000010) /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_Channel_1) || \
|
||||||
|
((CHANNEL) == DAC_Channel_2))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_data_alignment
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_Align_12b_R ((uint32_t)0x00000000)
|
||||||
|
#define DAC_Align_12b_L ((uint32_t)0x00000004)
|
||||||
|
#define DAC_Align_8b_R ((uint32_t)0x00000008)
|
||||||
|
#define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_Align_12b_R) || \
|
||||||
|
((ALIGN) == DAC_Align_12b_L) || \
|
||||||
|
((ALIGN) == DAC_Align_8b_R))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_wave_generation
|
||||||
|
* @brief These parameters are only applicable for STM32F072 devices.
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_Wave_Noise ((uint32_t)0x00000040)
|
||||||
|
#define DAC_Wave_Triangle ((uint32_t)0x00000080)
|
||||||
|
#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_Wave_Noise) || \
|
||||||
|
((WAVE) == DAC_Wave_Triangle))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_data
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_DAC_DATA(DATA) ((DATA) <= 0xFFF0)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DAC_interrupts_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_IT_DMAUDR DAC_SR_DMAUDR1
|
||||||
|
#define IS_DAC_IT(IT) (((IT) == DAC_IT_DMAUDR))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup DAC_flags_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DAC_FLAG_DMAUDR DAC_SR_DMAUDR1
|
||||||
|
|
||||||
|
#define IS_DAC_FLAG(FLAG) (((FLAG) == DAC_FLAG_DMAUDR))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the DAC configuration to the default reset state *****/
|
||||||
|
void DAC_DeInit(void);
|
||||||
|
|
||||||
|
/* DAC channels configuration: trigger, output buffer, data format functions */
|
||||||
|
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct);
|
||||||
|
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct);
|
||||||
|
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState);
|
||||||
|
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState);
|
||||||
|
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState); /*!< Only applicable for STM32F072 devices */
|
||||||
|
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState); /*!< Only applicable for STM32F072 devices */
|
||||||
|
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data);
|
||||||
|
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data); /*!< Only applicable for STM32F072 devices */
|
||||||
|
void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1); /*!< Only applicable for STM32F072 devices */
|
||||||
|
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel);
|
||||||
|
|
||||||
|
/* DMA management functions ***************************************************/
|
||||||
|
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState);
|
||||||
|
FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG);
|
||||||
|
void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG);
|
||||||
|
ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT);
|
||||||
|
void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__STM32F0XX_DAC_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,107 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_dbgmcu.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the DBGMCU firmware
|
||||||
|
* library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_DBGMCU_H
|
||||||
|
#define __STM32F0XX_DBGMCU_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup DBGMCU
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
|
||||||
|
/** @defgroup DBGMCU_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DBGMCU_STOP DBGMCU_CR_DBG_STOP
|
||||||
|
#define DBGMCU_STANDBY DBGMCU_CR_DBG_STANDBY
|
||||||
|
#define IS_DBGMCU_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFF9) == 0x00) && ((PERIPH) != 0x00))
|
||||||
|
|
||||||
|
#define DBGMCU_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP /*!< Not applicable for STM32F030 devices */
|
||||||
|
#define DBGMCU_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP
|
||||||
|
#define DBGMCU_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP
|
||||||
|
#define DBGMCU_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DBGMCU_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP
|
||||||
|
#define DBGMCU_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP
|
||||||
|
#define DBGMCU_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP
|
||||||
|
#define DBGMCU_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP
|
||||||
|
#define DBGMCU_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
|
||||||
|
#define DBGMCU_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP /*!< Only applicable for STM32F042 and STM32F072 devices */
|
||||||
|
#define IS_DBGMCU_APB1PERIPH(PERIPH) ((((PERIPH) & 0xFDDFE2CC) == 0x00) && ((PERIPH) != 0x00))
|
||||||
|
|
||||||
|
#define DBGMCU_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP
|
||||||
|
#define DBGMCU_TIM15_STOP DBGMCU_APB2_FZ_DBG_TIM15_STOP
|
||||||
|
#define DBGMCU_TIM16_STOP DBGMCU_APB2_FZ_DBG_TIM16_STOP
|
||||||
|
#define DBGMCU_TIM17_STOP DBGMCU_APB2_FZ_DBG_TIM17_STOP
|
||||||
|
#define IS_DBGMCU_APB2PERIPH(PERIPH) ((((PERIPH) & 0xFFF8F7FF) == 0x00) && ((PERIPH) != 0x00))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Device and Revision ID management functions ********************************/
|
||||||
|
uint32_t DBGMCU_GetREVID(void);
|
||||||
|
uint32_t DBGMCU_GetDEVID(void);
|
||||||
|
|
||||||
|
/* Peripherals Configuration functions ****************************************/
|
||||||
|
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState);
|
||||||
|
void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState);
|
||||||
|
void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_DBGMCU_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,377 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_dma.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the DMA firmware
|
||||||
|
* library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_DMA_H
|
||||||
|
#define __STM32F0XX_DMA_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup DMA
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief DMA Init structures definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t DMA_PeripheralBaseAddr; /*!< Specifies the peripheral base address for DMAy Channelx. */
|
||||||
|
|
||||||
|
uint32_t DMA_MemoryBaseAddr; /*!< Specifies the memory base address for DMAy Channelx. */
|
||||||
|
|
||||||
|
uint32_t DMA_DIR; /*!< Specifies if the peripheral is the source or destination.
|
||||||
|
This parameter can be a value of @ref DMA_data_transfer_direction */
|
||||||
|
|
||||||
|
uint32_t DMA_BufferSize; /*!< Specifies the buffer size, in data unit, of the specified Channel.
|
||||||
|
The data unit is equal to the configuration set in DMA_PeripheralDataSize
|
||||||
|
or DMA_MemoryDataSize members depending in the transfer direction */
|
||||||
|
|
||||||
|
uint32_t DMA_PeripheralInc; /*!< Specifies whether the Peripheral address register is incremented or not.
|
||||||
|
This parameter can be a value of @ref DMA_peripheral_incremented_mode */
|
||||||
|
|
||||||
|
uint32_t DMA_MemoryInc; /*!< Specifies whether the memory address register is incremented or not.
|
||||||
|
This parameter can be a value of @ref DMA_memory_incremented_mode */
|
||||||
|
|
||||||
|
uint32_t DMA_PeripheralDataSize; /*!< Specifies the Peripheral data width.
|
||||||
|
This parameter can be a value of @ref DMA_peripheral_data_size */
|
||||||
|
|
||||||
|
uint32_t DMA_MemoryDataSize; /*!< Specifies the Memory data width.
|
||||||
|
This parameter can be a value of @ref DMA_memory_data_size */
|
||||||
|
|
||||||
|
uint32_t DMA_Mode; /*!< Specifies the operation mode of the DMAy Channelx.
|
||||||
|
This parameter can be a value of @ref DMA_circular_normal_mode
|
||||||
|
@note: The circular buffer mode cannot be used if the memory-to-memory
|
||||||
|
data transfer is configured on the selected Channel */
|
||||||
|
|
||||||
|
uint32_t DMA_Priority; /*!< Specifies the software priority for the DMAy Channelx.
|
||||||
|
This parameter can be a value of @ref DMA_priority_level */
|
||||||
|
|
||||||
|
uint32_t DMA_M2M; /*!< Specifies if the DMAy Channelx will be used in memory-to-memory transfer.
|
||||||
|
This parameter can be a value of @ref DMA_memory_to_memory */
|
||||||
|
}DMA_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_DMA_ALL_PERIPH(PERIPH) (((PERIPH) == DMA1_Channel1) || \
|
||||||
|
((PERIPH) == DMA1_Channel2) || \
|
||||||
|
((PERIPH) == DMA1_Channel3) || \
|
||||||
|
((PERIPH) == DMA1_Channel4) || \
|
||||||
|
((PERIPH) == DMA1_Channel5) || \
|
||||||
|
((PERIPH) == DMA1_Channel6) || \
|
||||||
|
((PERIPH) == DMA1_Channel7))
|
||||||
|
|
||||||
|
/** @defgroup DMA_data_transfer_direction
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_DIR_PeripheralSRC ((uint32_t)0x00000000)
|
||||||
|
#define DMA_DIR_PeripheralDST DMA_CCR_DIR
|
||||||
|
|
||||||
|
#define IS_DMA_DIR(DIR) (((DIR) == DMA_DIR_PeripheralSRC) || \
|
||||||
|
((DIR) == DMA_DIR_PeripheralDST))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_peripheral_incremented_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_PeripheralInc_Disable ((uint32_t)0x00000000)
|
||||||
|
#define DMA_PeripheralInc_Enable DMA_CCR_PINC
|
||||||
|
|
||||||
|
#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PeripheralInc_Disable) || \
|
||||||
|
((STATE) == DMA_PeripheralInc_Enable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_memory_incremented_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_MemoryInc_Disable ((uint32_t)0x00000000)
|
||||||
|
#define DMA_MemoryInc_Enable DMA_CCR_MINC
|
||||||
|
|
||||||
|
#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MemoryInc_Disable) || \
|
||||||
|
((STATE) == DMA_MemoryInc_Enable))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_peripheral_data_size
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_PeripheralDataSize_Byte ((uint32_t)0x00000000)
|
||||||
|
#define DMA_PeripheralDataSize_HalfWord DMA_CCR_PSIZE_0
|
||||||
|
#define DMA_PeripheralDataSize_Word DMA_CCR_PSIZE_1
|
||||||
|
|
||||||
|
#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PeripheralDataSize_Byte) || \
|
||||||
|
((SIZE) == DMA_PeripheralDataSize_HalfWord) || \
|
||||||
|
((SIZE) == DMA_PeripheralDataSize_Word))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_memory_data_size
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_MemoryDataSize_Byte ((uint32_t)0x00000000)
|
||||||
|
#define DMA_MemoryDataSize_HalfWord DMA_CCR_MSIZE_0
|
||||||
|
#define DMA_MemoryDataSize_Word DMA_CCR_MSIZE_1
|
||||||
|
|
||||||
|
#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MemoryDataSize_Byte) || \
|
||||||
|
((SIZE) == DMA_MemoryDataSize_HalfWord) || \
|
||||||
|
((SIZE) == DMA_MemoryDataSize_Word))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_circular_normal_mode
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_Mode_Normal ((uint32_t)0x00000000)
|
||||||
|
#define DMA_Mode_Circular DMA_CCR_CIRC
|
||||||
|
|
||||||
|
#define IS_DMA_MODE(MODE) (((MODE) == DMA_Mode_Normal) || ((MODE) == DMA_Mode_Circular))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_priority_level
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_Priority_VeryHigh DMA_CCR_PL
|
||||||
|
#define DMA_Priority_High DMA_CCR_PL_1
|
||||||
|
#define DMA_Priority_Medium DMA_CCR_PL_0
|
||||||
|
#define DMA_Priority_Low ((uint32_t)0x00000000)
|
||||||
|
|
||||||
|
#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_Priority_VeryHigh) || \
|
||||||
|
((PRIORITY) == DMA_Priority_High) || \
|
||||||
|
((PRIORITY) == DMA_Priority_Medium) || \
|
||||||
|
((PRIORITY) == DMA_Priority_Low))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_memory_to_memory
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_M2M_Disable ((uint32_t)0x00000000)
|
||||||
|
#define DMA_M2M_Enable DMA_CCR_MEM2MEM
|
||||||
|
|
||||||
|
#define IS_DMA_M2M_STATE(STATE) (((STATE) == DMA_M2M_Disable) || ((STATE) == DMA_M2M_Enable))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_interrupts_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define DMA_IT_TC DMA_CCR_TCIE
|
||||||
|
#define DMA_IT_HT DMA_CCR_HTIE
|
||||||
|
#define DMA_IT_TE DMA_CCR_TEIE
|
||||||
|
|
||||||
|
#define IS_DMA_CONFIG_IT(IT) ((((IT) & 0xFFFFFFF1) == 0x00) && ((IT) != 0x00))
|
||||||
|
|
||||||
|
#define DMA1_IT_GL1 DMA_ISR_GIF1
|
||||||
|
#define DMA1_IT_TC1 DMA_ISR_TCIF1
|
||||||
|
#define DMA1_IT_HT1 DMA_ISR_HTIF1
|
||||||
|
#define DMA1_IT_TE1 DMA_ISR_TEIF1
|
||||||
|
#define DMA1_IT_GL2 DMA_ISR_GIF2
|
||||||
|
#define DMA1_IT_TC2 DMA_ISR_TCIF2
|
||||||
|
#define DMA1_IT_HT2 DMA_ISR_HTIF2
|
||||||
|
#define DMA1_IT_TE2 DMA_ISR_TEIF2
|
||||||
|
#define DMA1_IT_GL3 DMA_ISR_GIF3
|
||||||
|
#define DMA1_IT_TC3 DMA_ISR_TCIF3
|
||||||
|
#define DMA1_IT_HT3 DMA_ISR_HTIF3
|
||||||
|
#define DMA1_IT_TE3 DMA_ISR_TEIF3
|
||||||
|
#define DMA1_IT_GL4 DMA_ISR_GIF4
|
||||||
|
#define DMA1_IT_TC4 DMA_ISR_TCIF4
|
||||||
|
#define DMA1_IT_HT4 DMA_ISR_HTIF4
|
||||||
|
#define DMA1_IT_TE4 DMA_ISR_TEIF4
|
||||||
|
#define DMA1_IT_GL5 DMA_ISR_GIF5
|
||||||
|
#define DMA1_IT_TC5 DMA_ISR_TCIF5
|
||||||
|
#define DMA1_IT_HT5 DMA_ISR_HTIF5
|
||||||
|
#define DMA1_IT_TE5 DMA_ISR_TEIF5
|
||||||
|
#define DMA1_IT_GL6 DMA_ISR_GIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_TC6 DMA_ISR_TCIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_HT6 DMA_ISR_HTIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_TE6 DMA_ISR_TEIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_GL7 DMA_ISR_GIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_TC7 DMA_ISR_TCIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_HT7 DMA_ISR_HTIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_IT_TE7 DMA_ISR_TEIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
#define IS_DMA_CLEAR_IT(IT) ((((IT) & 0xF0000000) == 0x00) && ((IT) != 0x00))
|
||||||
|
|
||||||
|
#define IS_DMA_GET_IT(IT) (((IT) == DMA1_IT_GL1) || ((IT) == DMA1_IT_TC1) || \
|
||||||
|
((IT) == DMA1_IT_HT1) || ((IT) == DMA1_IT_TE1) || \
|
||||||
|
((IT) == DMA1_IT_GL2) || ((IT) == DMA1_IT_TC2) || \
|
||||||
|
((IT) == DMA1_IT_HT2) || ((IT) == DMA1_IT_TE2) || \
|
||||||
|
((IT) == DMA1_IT_GL3) || ((IT) == DMA1_IT_TC3) || \
|
||||||
|
((IT) == DMA1_IT_HT3) || ((IT) == DMA1_IT_TE3) || \
|
||||||
|
((IT) == DMA1_IT_GL4) || ((IT) == DMA1_IT_TC4) || \
|
||||||
|
((IT) == DMA1_IT_HT4) || ((IT) == DMA1_IT_TE4) || \
|
||||||
|
((IT) == DMA1_IT_GL5) || ((IT) == DMA1_IT_TC5) || \
|
||||||
|
((IT) == DMA1_IT_HT5) || ((IT) == DMA1_IT_TE5) || \
|
||||||
|
((IT) == DMA1_IT_GL6) || ((IT) == DMA1_IT_TC6) || \
|
||||||
|
((IT) == DMA1_IT_HT6) || ((IT) == DMA1_IT_TE6) || \
|
||||||
|
((IT) == DMA1_IT_GL7) || ((IT) == DMA1_IT_TC7) || \
|
||||||
|
((IT) == DMA1_IT_HT7) || ((IT) == DMA1_IT_TE7))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_flags_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define DMA1_FLAG_GL1 DMA_ISR_GIF1
|
||||||
|
#define DMA1_FLAG_TC1 DMA_ISR_TCIF1
|
||||||
|
#define DMA1_FLAG_HT1 DMA_ISR_HTIF1
|
||||||
|
#define DMA1_FLAG_TE1 DMA_ISR_TEIF1
|
||||||
|
#define DMA1_FLAG_GL2 DMA_ISR_GIF2
|
||||||
|
#define DMA1_FLAG_TC2 DMA_ISR_TCIF2
|
||||||
|
#define DMA1_FLAG_HT2 DMA_ISR_HTIF2
|
||||||
|
#define DMA1_FLAG_TE2 DMA_ISR_TEIF2
|
||||||
|
#define DMA1_FLAG_GL3 DMA_ISR_GIF3
|
||||||
|
#define DMA1_FLAG_TC3 DMA_ISR_TCIF3
|
||||||
|
#define DMA1_FLAG_HT3 DMA_ISR_HTIF3
|
||||||
|
#define DMA1_FLAG_TE3 DMA_ISR_TEIF3
|
||||||
|
#define DMA1_FLAG_GL4 DMA_ISR_GIF4
|
||||||
|
#define DMA1_FLAG_TC4 DMA_ISR_TCIF4
|
||||||
|
#define DMA1_FLAG_HT4 DMA_ISR_HTIF4
|
||||||
|
#define DMA1_FLAG_TE4 DMA_ISR_TEIF4
|
||||||
|
#define DMA1_FLAG_GL5 DMA_ISR_GIF5
|
||||||
|
#define DMA1_FLAG_TC5 DMA_ISR_TCIF5
|
||||||
|
#define DMA1_FLAG_HT5 DMA_ISR_HTIF5
|
||||||
|
#define DMA1_FLAG_TE5 DMA_ISR_TEIF5
|
||||||
|
#define DMA1_FLAG_GL6 DMA_ISR_GIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_TC6 DMA_ISR_TCIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_HT6 DMA_ISR_HTIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_TE6 DMA_ISR_TEIF6 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_GL7 DMA_ISR_GIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_TC7 DMA_ISR_TCIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_HT7 DMA_ISR_HTIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
#define DMA1_FLAG_TE7 DMA_ISR_TEIF7 /*!< Only applicable for STM32F072 devices */
|
||||||
|
|
||||||
|
#define IS_DMA_CLEAR_FLAG(FLAG) ((((FLAG) & 0xF0000000) == 0x00) && ((FLAG) != 0x00))
|
||||||
|
|
||||||
|
#define IS_DMA_GET_FLAG(FLAG) (((FLAG) == DMA1_FLAG_GL1) || ((FLAG) == DMA1_FLAG_TC1) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT1) || ((FLAG) == DMA1_FLAG_TE1) || \
|
||||||
|
((FLAG) == DMA1_FLAG_GL2) || ((FLAG) == DMA1_FLAG_TC2) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT2) || ((FLAG) == DMA1_FLAG_TE2) || \
|
||||||
|
((FLAG) == DMA1_FLAG_GL3) || ((FLAG) == DMA1_FLAG_TC3) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT3) || ((FLAG) == DMA1_FLAG_TE3) || \
|
||||||
|
((FLAG) == DMA1_FLAG_GL4) || ((FLAG) == DMA1_FLAG_TC4) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT4) || ((FLAG) == DMA1_FLAG_TE4) || \
|
||||||
|
((FLAG) == DMA1_FLAG_GL5) || ((FLAG) == DMA1_FLAG_TC5) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT5) || ((FLAG) == DMA1_FLAG_TE5) || \
|
||||||
|
((FLAG) == DMA1_FLAG_GL6) || ((FLAG) == DMA1_FLAG_TC6) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT6) || ((FLAG) == DMA1_FLAG_TE6) || \
|
||||||
|
((FLAG) == DMA1_FLAG_GL7) || ((FLAG) == DMA1_FLAG_TC7) || \
|
||||||
|
((FLAG) == DMA1_FLAG_HT7) || ((FLAG) == DMA1_FLAG_TE7))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup DMA_Buffer_Size
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/* Function used to set the DMA configuration to the default reset state ******/
|
||||||
|
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx);
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct);
|
||||||
|
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct);
|
||||||
|
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState);
|
||||||
|
|
||||||
|
/* Data Counter functions******************************************************/
|
||||||
|
void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber);
|
||||||
|
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState);
|
||||||
|
FlagStatus DMA_GetFlagStatus(uint32_t DMA_FLAG);
|
||||||
|
void DMA_ClearFlag(uint32_t DMA_FLAG);
|
||||||
|
ITStatus DMA_GetITStatus(uint32_t DMA_IT);
|
||||||
|
void DMA_ClearITPendingBit(uint32_t DMA_IT);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /*__STM32F0XX_DMA_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,216 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_exti.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the EXTI
|
||||||
|
* firmware library
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_EXTI_H
|
||||||
|
#define __STM32F0XX_EXTI_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup EXTI
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief EXTI mode enumeration
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
EXTI_Mode_Interrupt = 0x00,
|
||||||
|
EXTI_Mode_Event = 0x04
|
||||||
|
}EXTIMode_TypeDef;
|
||||||
|
|
||||||
|
#define IS_EXTI_MODE(MODE) (((MODE) == EXTI_Mode_Interrupt) || ((MODE) == EXTI_Mode_Event))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief EXTI Trigger enumeration
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
EXTI_Trigger_Rising = 0x08,
|
||||||
|
EXTI_Trigger_Falling = 0x0C,
|
||||||
|
EXTI_Trigger_Rising_Falling = 0x10
|
||||||
|
}EXTITrigger_TypeDef;
|
||||||
|
|
||||||
|
#define IS_EXTI_TRIGGER(TRIGGER) (((TRIGGER) == EXTI_Trigger_Rising) || \
|
||||||
|
((TRIGGER) == EXTI_Trigger_Falling) || \
|
||||||
|
((TRIGGER) == EXTI_Trigger_Rising_Falling))
|
||||||
|
/**
|
||||||
|
* @brief EXTI Init Structure definition
|
||||||
|
*/
|
||||||
|
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t EXTI_Line; /*!< Specifies the EXTI lines to be enabled or disabled.
|
||||||
|
This parameter can be any combination of @ref EXTI_Lines */
|
||||||
|
|
||||||
|
EXTIMode_TypeDef EXTI_Mode; /*!< Specifies the mode for the EXTI lines.
|
||||||
|
This parameter can be a value of @ref EXTIMode_TypeDef */
|
||||||
|
|
||||||
|
EXTITrigger_TypeDef EXTI_Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines.
|
||||||
|
This parameter can be a value of @ref EXTIMode_TypeDef */
|
||||||
|
|
||||||
|
FunctionalState EXTI_LineCmd; /*!< Specifies the new state of the selected EXTI lines.
|
||||||
|
This parameter can be set either to ENABLE or DISABLE */
|
||||||
|
}EXTI_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup EXTI_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/** @defgroup EXTI_Lines
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define EXTI_Line0 ((uint32_t)0x00000001) /*!< External interrupt line 0 */
|
||||||
|
#define EXTI_Line1 ((uint32_t)0x00000002) /*!< External interrupt line 1 */
|
||||||
|
#define EXTI_Line2 ((uint32_t)0x00000004) /*!< External interrupt line 2 */
|
||||||
|
#define EXTI_Line3 ((uint32_t)0x00000008) /*!< External interrupt line 3 */
|
||||||
|
#define EXTI_Line4 ((uint32_t)0x00000010) /*!< External interrupt line 4 */
|
||||||
|
#define EXTI_Line5 ((uint32_t)0x00000020) /*!< External interrupt line 5 */
|
||||||
|
#define EXTI_Line6 ((uint32_t)0x00000040) /*!< External interrupt line 6 */
|
||||||
|
#define EXTI_Line7 ((uint32_t)0x00000080) /*!< External interrupt line 7 */
|
||||||
|
#define EXTI_Line8 ((uint32_t)0x00000100) /*!< External interrupt line 8 */
|
||||||
|
#define EXTI_Line9 ((uint32_t)0x00000200) /*!< External interrupt line 9 */
|
||||||
|
#define EXTI_Line10 ((uint32_t)0x00000400) /*!< External interrupt line 10 */
|
||||||
|
#define EXTI_Line11 ((uint32_t)0x00000800) /*!< External interrupt line 11 */
|
||||||
|
#define EXTI_Line12 ((uint32_t)0x00001000) /*!< External interrupt line 12 */
|
||||||
|
#define EXTI_Line13 ((uint32_t)0x00002000) /*!< External interrupt line 13 */
|
||||||
|
#define EXTI_Line14 ((uint32_t)0x00004000) /*!< External interrupt line 14 */
|
||||||
|
#define EXTI_Line15 ((uint32_t)0x00008000) /*!< External interrupt line 15 */
|
||||||
|
#define EXTI_Line16 ((uint32_t)0x00010000) /*!< External interrupt line 16
|
||||||
|
Connected to the PVD Output,
|
||||||
|
not applicable for STM32F030 devices */
|
||||||
|
#define EXTI_Line17 ((uint32_t)0x00020000) /*!< Internal interrupt line 17
|
||||||
|
Connected to the RTC Alarm
|
||||||
|
event */
|
||||||
|
#define EXTI_Line18 ((uint32_t)0x00040000) /*!< Internal interrupt line 18
|
||||||
|
Connected to the USB
|
||||||
|
event, only applicable for
|
||||||
|
STM32F072 devices */
|
||||||
|
#define EXTI_Line19 ((uint32_t)0x00080000) /*!< Internal interrupt line 19
|
||||||
|
Connected to the RTC Tamper
|
||||||
|
and Time Stamp events */
|
||||||
|
#define EXTI_Line20 ((uint32_t)0x00100000) /*!< Internal interrupt line 20
|
||||||
|
Connected to the RTC wakeup
|
||||||
|
event, only applicable for
|
||||||
|
STM32F072 devices */
|
||||||
|
#define EXTI_Line21 ((uint32_t)0x00200000) /*!< Internal interrupt line 21
|
||||||
|
Connected to the Comparator 1
|
||||||
|
event, only applicable for STM32F051
|
||||||
|
ans STM32F072 devices */
|
||||||
|
#define EXTI_Line22 ((uint32_t)0x00400000) /*!< Internal interrupt line 22
|
||||||
|
Connected to the Comparator 2
|
||||||
|
event, only applicable for STM32F051
|
||||||
|
and STM32F072 devices */
|
||||||
|
#define EXTI_Line23 ((uint32_t)0x00800000) /*!< Internal interrupt line 23
|
||||||
|
Connected to the I2C1 wakeup
|
||||||
|
event, not applicable for STM32F030 devices */
|
||||||
|
#define EXTI_Line25 ((uint32_t)0x02000000) /*!< Internal interrupt line 25
|
||||||
|
Connected to the USART1 wakeup
|
||||||
|
event, not applicable for STM32F030 devices */
|
||||||
|
#define EXTI_Line26 ((uint32_t)0x04000000) /*!< Internal interrupt line 26
|
||||||
|
Connected to the USART2 wakeup
|
||||||
|
event, applicable only for
|
||||||
|
STM32F072 devices */
|
||||||
|
#define EXTI_Line27 ((uint32_t)0x08000000) /*!< Internal interrupt line 27
|
||||||
|
Connected to the CEC wakeup
|
||||||
|
event, applicable only for STM32F051
|
||||||
|
and STM32F072 devices */
|
||||||
|
#define EXTI_Line31 ((uint32_t)0x80000000) /*!< Internal interrupt line 31
|
||||||
|
Connected to the VDD USB monitor
|
||||||
|
event, applicable only for
|
||||||
|
STM32F072 devices */
|
||||||
|
#define IS_EXTI_LINE(LINE) ((((LINE) & (uint32_t)0x71000000) == 0x00) && ((LINE) != (uint16_t)0x00))
|
||||||
|
|
||||||
|
#define IS_GET_EXTI_LINE(LINE) (((LINE) == EXTI_Line0) || ((LINE) == EXTI_Line1) || \
|
||||||
|
((LINE) == EXTI_Line2) || ((LINE) == EXTI_Line3) || \
|
||||||
|
((LINE) == EXTI_Line4) || ((LINE) == EXTI_Line5) || \
|
||||||
|
((LINE) == EXTI_Line6) || ((LINE) == EXTI_Line7) || \
|
||||||
|
((LINE) == EXTI_Line8) || ((LINE) == EXTI_Line9) || \
|
||||||
|
((LINE) == EXTI_Line10) || ((LINE) == EXTI_Line11) || \
|
||||||
|
((LINE) == EXTI_Line12) || ((LINE) == EXTI_Line13) || \
|
||||||
|
((LINE) == EXTI_Line14) || ((LINE) == EXTI_Line15) || \
|
||||||
|
((LINE) == EXTI_Line16) || ((LINE) == EXTI_Line17) || \
|
||||||
|
((LINE) == EXTI_Line18) || ((LINE) == EXTI_Line19) || \
|
||||||
|
((LINE) == EXTI_Line20) || ((LINE) == EXTI_Line21) || \
|
||||||
|
((LINE) == EXTI_Line22) || ((LINE) == EXTI_Line23) || \
|
||||||
|
((LINE) == EXTI_Line25) || ((LINE) == EXTI_Line26) || \
|
||||||
|
((LINE) == EXTI_Line27) || ((LINE) == EXTI_Line31))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
/* Function used to set the EXTI configuration to the default reset state *****/
|
||||||
|
void EXTI_DeInit(void);
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct);
|
||||||
|
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct);
|
||||||
|
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line);
|
||||||
|
|
||||||
|
/* Interrupts and flags management functions **********************************/
|
||||||
|
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line);
|
||||||
|
void EXTI_ClearFlag(uint32_t EXTI_Line);
|
||||||
|
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line);
|
||||||
|
void EXTI_ClearITPendingBit(uint32_t EXTI_Line);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_EXTI_H */
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,430 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_flash.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the FLASH
|
||||||
|
* firmware library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_FLASH_H
|
||||||
|
#define __STM32F0XX_FLASH_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup FLASH
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief FLASH Status
|
||||||
|
*/
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
FLASH_BUSY = 1,
|
||||||
|
FLASH_ERROR_WRP,
|
||||||
|
FLASH_ERROR_PROGRAM,
|
||||||
|
FLASH_COMPLETE,
|
||||||
|
FLASH_TIMEOUT
|
||||||
|
}FLASH_Status;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Latency
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define FLASH_Latency_0 ((uint32_t)0x00000000) /*!< FLASH Zero Latency cycle */
|
||||||
|
#define FLASH_Latency_1 FLASH_ACR_LATENCY /*!< FLASH One Latency cycle */
|
||||||
|
|
||||||
|
#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_Latency_0) || \
|
||||||
|
((LATENCY) == FLASH_Latency_1))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Interrupts
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define FLASH_IT_EOP FLASH_CR_EOPIE /*!< End of programming interrupt source */
|
||||||
|
#define FLASH_IT_ERR FLASH_CR_ERRIE /*!< Error interrupt source */
|
||||||
|
#define IS_FLASH_IT(IT) ((((IT) & (uint32_t)0xFFFFEBFF) == 0x00000000) && (((IT) != 0x00000000)))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Address
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#ifndef STM32F072
|
||||||
|
#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0800FFFF))
|
||||||
|
#else
|
||||||
|
#define IS_FLASH_PROGRAM_ADDRESS(ADDRESS) (((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0801FFFF))
|
||||||
|
#endif /* STM32F072 */
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_OB_DATA_ADDRESS
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define IS_OB_DATA_ADDRESS(ADDRESS) (((ADDRESS) == 0x1FFFF804) || ((ADDRESS) == 0x1FFFF806))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_Write_Protection
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef STM32F072
|
||||||
|
|
||||||
|
#define OB_WRP_Pages0to3 ((uint32_t)0x00000001) /* Write protection of page 0 to 3 */
|
||||||
|
#define OB_WRP_Pages4to7 ((uint32_t)0x00000002) /* Write protection of page 4 to 7 */
|
||||||
|
#define OB_WRP_Pages8to11 ((uint32_t)0x00000004) /* Write protection of page 8 to 11 */
|
||||||
|
#define OB_WRP_Pages12to15 ((uint32_t)0x00000008) /* Write protection of page 12 to 15 */
|
||||||
|
#define OB_WRP_Pages16to19 ((uint32_t)0x00000010) /* Write protection of page 16 to 19 */
|
||||||
|
#define OB_WRP_Pages20to23 ((uint32_t)0x00000020) /* Write protection of page 20 to 23 */
|
||||||
|
#define OB_WRP_Pages24to27 ((uint32_t)0x00000040) /* Write protection of page 24 to 27 */
|
||||||
|
#define OB_WRP_Pages28to31 ((uint32_t)0x00000080) /* Write protection of page 28 to 31 */
|
||||||
|
#define OB_WRP_Pages32to35 ((uint32_t)0x00000100) /* Write protection of page 32 to 35 */
|
||||||
|
#define OB_WRP_Pages36to39 ((uint32_t)0x00000200) /* Write protection of page 36 to 39 */
|
||||||
|
#define OB_WRP_Pages40to43 ((uint32_t)0x00000400) /* Write protection of page 40 to 43 */
|
||||||
|
#define OB_WRP_Pages44to47 ((uint32_t)0x00000800) /* Write protection of page 44 to 47 */
|
||||||
|
#define OB_WRP_Pages48to51 ((uint32_t)0x00001000) /* Write protection of page 48 to 51 */
|
||||||
|
#define OB_WRP_Pages52to55 ((uint32_t)0x00002000) /* Write protection of page 52 to 55 */
|
||||||
|
#define OB_WRP_Pages56to59 ((uint32_t)0x00004000) /* Write protection of page 56 to 59 */
|
||||||
|
#define OB_WRP_Pages60to63 ((uint32_t)0x00008000) /* Write protection of page 60 to 63 */
|
||||||
|
|
||||||
|
#define OB_WRP_AllPages ((uint32_t)0x0000FFFF) /*!< Write protection of all Sectors */
|
||||||
|
|
||||||
|
#define IS_OB_WRP(PAGE) (((PAGE) != 0x0000000))
|
||||||
|
|
||||||
|
#else
|
||||||
|
|
||||||
|
#define OB_WRP_Pages0to1 ((uint32_t)0x00000001) /* Write protection of page 0 to 1 */
|
||||||
|
#define OB_WRP_Pages2to3 ((uint32_t)0x00000002) /* Write protection of page 2 to 3 */
|
||||||
|
#define OB_WRP_Pages4to5 ((uint32_t)0x00000004) /* Write protection of page 4 to 5 */
|
||||||
|
#define OB_WRP_Pages6to7 ((uint32_t)0x00000008) /* Write protection of page 6 to 7 */
|
||||||
|
#define OB_WRP_Pages8to9 ((uint32_t)0x00000010) /* Write protection of page 8 to 9 */
|
||||||
|
#define OB_WRP_Pages10to11 ((uint32_t)0x00000020) /* Write protection of page 10 to 11 */
|
||||||
|
#define OB_WRP_Pages12to13 ((uint32_t)0x00000040) /* Write protection of page 12 to 13 */
|
||||||
|
#define OB_WRP_Pages14to15 ((uint32_t)0x00000080) /* Write protection of page 14 to 15 */
|
||||||
|
#define OB_WRP_Pages16to17 ((uint32_t)0x00000100) /* Write protection of page 16 to 17 */
|
||||||
|
#define OB_WRP_Pages18to19 ((uint32_t)0x00000200) /* Write protection of page 18 to 19 */
|
||||||
|
#define OB_WRP_Pages20to21 ((uint32_t)0x00000400) /* Write protection of page 20 to 21 */
|
||||||
|
#define OB_WRP_Pages22to23 ((uint32_t)0x00000800) /* Write protection of page 22 to 23 */
|
||||||
|
#define OB_WRP_Pages24to25 ((uint32_t)0x00001000) /* Write protection of page 24 to 25 */
|
||||||
|
#define OB_WRP_Pages26to27 ((uint32_t)0x00002000) /* Write protection of page 26 to 27 */
|
||||||
|
#define OB_WRP_Pages28to29 ((uint32_t)0x00004000) /* Write protection of page 28 to 29 */
|
||||||
|
#define OB_WRP_Pages30to31 ((uint32_t)0x00008000) /* Write protection of page 30 to 31 */
|
||||||
|
#define OB_WRP_Pages32to33 ((uint32_t)0x00010000) /* Write protection of page 32 to 33 */
|
||||||
|
#define OB_WRP_Pages34to35 ((uint32_t)0x00020000) /* Write protection of page 34 to 35 */
|
||||||
|
#define OB_WRP_Pages36to37 ((uint32_t)0x00040000) /* Write protection of page 36 to 37 */
|
||||||
|
#define OB_WRP_Pages38to39 ((uint32_t)0x00080000) /* Write protection of page 38 to 39 */
|
||||||
|
#define OB_WRP_Pages40to41 ((uint32_t)0x00100000) /* Write protection of page 40 to 41 */
|
||||||
|
#define OB_WRP_Pages42to43 ((uint32_t)0x00200000) /* Write protection of page 42 to 43 */
|
||||||
|
#define OB_WRP_Pages44to45 ((uint32_t)0x00400000) /* Write protection of page 44 to 45 */
|
||||||
|
#define OB_WRP_Pages46to47 ((uint32_t)0x00800000) /* Write protection of page 46 to 47 */
|
||||||
|
#define OB_WRP_Pages48to49 ((uint32_t)0x01000000) /* Write protection of page 48 to 49 */
|
||||||
|
#define OB_WRP_Pages50to51 ((uint32_t)0x02000000) /* Write protection of page 50 to 51 */
|
||||||
|
#define OB_WRP_Pages52to53 ((uint32_t)0x04000000) /* Write protection of page 52 to 53 */
|
||||||
|
#define OB_WRP_Pages54to55 ((uint32_t)0x08000000) /* Write protection of page 54 to 55 */
|
||||||
|
#define OB_WRP_Pages56to57 ((uint32_t)0x10000000) /* Write protection of page 56 to 57 */
|
||||||
|
#define OB_WRP_Pages58to59 ((uint32_t)0x20000000) /* Write protection of page 58 to 59 */
|
||||||
|
#define OB_WRP_Pages60to61 ((uint32_t)0x40000000) /* Write protection of page 60 to 61 */
|
||||||
|
#define OB_WRP_Pages62to63 ((uint32_t)0x80000000) /* Write protection of page 62 to 63 */
|
||||||
|
|
||||||
|
#define OB_WRP_AllPages ((uint32_t)0xFFFFFFFF) /*!< Write protection of all Sectors */
|
||||||
|
|
||||||
|
#define IS_OB_WRP(PAGE) (((PAGE) != 0x0000000))
|
||||||
|
|
||||||
|
#endif /* STM32F072 */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_Read_Protection
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief FLASH_Read Protection Level
|
||||||
|
*/
|
||||||
|
#define OB_RDP_Level_0 ((uint8_t)0xAA)
|
||||||
|
#define OB_RDP_Level_1 ((uint8_t)0xBB)
|
||||||
|
/*#define OB_RDP_Level_2 ((uint8_t)0xCC)*/ /* Warning: When enabling read protection level 2
|
||||||
|
it's no more possible to go back to level 1 or 0 */
|
||||||
|
|
||||||
|
#define IS_OB_RDP(LEVEL) (((LEVEL) == OB_RDP_Level_0)||\
|
||||||
|
((LEVEL) == OB_RDP_Level_1))/*||\
|
||||||
|
((LEVEL) == OB_RDP_Level_2))*/
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_IWatchdog
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_IWDG_SW ((uint8_t)0x01) /*!< Software IWDG selected */
|
||||||
|
#define OB_IWDG_HW ((uint8_t)0x00) /*!< Hardware IWDG selected */
|
||||||
|
#define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_nRST_STOP
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_STOP_NoRST ((uint8_t)0x02) /*!< No reset generated when entering in STOP */
|
||||||
|
#define OB_STOP_RST ((uint8_t)0x00) /*!< Reset generated when entering in STOP */
|
||||||
|
#define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NoRST) || ((SOURCE) == OB_STOP_RST))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_nRST_STDBY
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_STDBY_NoRST ((uint8_t)0x04) /*!< No reset generated when entering in STANDBY */
|
||||||
|
#define OB_STDBY_RST ((uint8_t)0x00) /*!< Reset generated when entering in STANDBY */
|
||||||
|
#define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NoRST) || ((SOURCE) == OB_STDBY_RST))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_BOOT1
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_BOOT1_RESET ((uint8_t)0x00) /*!< BOOT1 Reset */
|
||||||
|
#define OB_BOOT1_SET ((uint8_t)0x10) /*!< BOOT1 Set */
|
||||||
|
#define IS_OB_BOOT1(BOOT1) (((BOOT1) == OB_BOOT1_RESET) || ((BOOT1) == OB_BOOT1_SET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_BOOT0
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_BOOT0_RESET ((uint8_t)0x00) /*!< BOOT0 Reset */
|
||||||
|
#define OB_BOOT0_SET ((uint8_t)0x08) /*!< BOOT0 Set */
|
||||||
|
#define IS_OB_BOOT0(BOOT0) (((BOOT0) == OB_BOOT0_RESET) || ((BOOT0) == OB_BOOT0_SET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_BOOT0SW
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_BOOT0_SW ((uint8_t)0x00) /*!< BOOT0 pin disabled */
|
||||||
|
#define OB_BOOT0_HW ((uint8_t)0x80) /*!< BOOT0 pin bonded with GPIO */
|
||||||
|
#define IS_OB_BOOT0SW(BOOT0) (((BOOT0) == OB_BOOT0_SW) || ((BOOT0) == OB_BOOT0_HW))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_VDDA_Analog_Monitoring
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_VDDA_ANALOG_ON ((uint8_t)0x20) /*!< Analog monitoring on VDDA Power source ON */
|
||||||
|
#define OB_VDDA_ANALOG_OFF ((uint8_t)0x00) /*!< Analog monitoring on VDDA Power source OFF */
|
||||||
|
|
||||||
|
#define IS_OB_VDDA_ANALOG(ANALOG) (((ANALOG) == OB_VDDA_ANALOG_ON) || ((ANALOG) == OB_VDDA_ANALOG_OFF))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Option_Bytes_SRAM_Parity_Enable
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define OB_SRAM_PARITY_SET ((uint8_t)0x00) /*!< SRAM parity enable Set */
|
||||||
|
#define OB_SRAM_PARITY_RESET ((uint8_t)0x40) /*!< SRAM parity enable reset */
|
||||||
|
|
||||||
|
#define IS_OB_SRAM_PARITY(PARITY) (((PARITY) == OB_SRAM_PARITY_SET) || ((PARITY) == OB_SRAM_PARITY_RESET))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Flags
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define FLASH_FLAG_BSY FLASH_SR_BSY /*!< FLASH Busy flag */
|
||||||
|
#define FLASH_FLAG_PGERR FLASH_SR_PGERR /*!< FLASH Programming error flag */
|
||||||
|
#define FLASH_FLAG_WRPERR FLASH_SR_WRPERR /*!< FLASH Write protected error flag */
|
||||||
|
#define FLASH_FLAG_EOP FLASH_SR_EOP /*!< FLASH End of Programming flag */
|
||||||
|
|
||||||
|
#define IS_FLASH_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFFCB) == 0x00000000) && ((FLAG) != 0x00000000))
|
||||||
|
|
||||||
|
#define IS_FLASH_GET_FLAG(FLAG) (((FLAG) == FLASH_FLAG_BSY) || ((FLAG) == FLASH_FLAG_PGERR) || \
|
||||||
|
((FLAG) == FLASH_FLAG_WRPERR) || ((FLAG) == FLASH_FLAG_EOP))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Timeout_definition
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define FLASH_ER_PRG_TIMEOUT ((uint32_t)0x000B0000)
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Legacy
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define FLASH_WRProt_Pages0to3 OB_WRP_Pages0to3
|
||||||
|
#define FLASH_WRProt_Pages4to7 OB_WRP_Pages4to7
|
||||||
|
#define FLASH_WRProt_Pages8to11 OB_WRP_Pages8to11
|
||||||
|
#define FLASH_WRProt_Pages12to15 OB_WRP_Pages12to15
|
||||||
|
#define FLASH_WRProt_Pages16to19 OB_WRP_Pages16to19
|
||||||
|
#define FLASH_WRProt_Pages20to23 OB_WRP_Pages20to23
|
||||||
|
#define FLASH_WRProt_Pages24to27 OB_WRP_Pages24to27
|
||||||
|
#define FLASH_WRProt_Pages28to31 OB_WRP_Pages28to31
|
||||||
|
#define FLASH_WRProt_Pages32to35 OB_WRP_Pages32to35
|
||||||
|
#define FLASH_WRProt_Pages36to39 OB_WRP_Pages36to39
|
||||||
|
#define FLASH_WRProt_Pages40to43 OB_WRP_Pages40to21
|
||||||
|
#define FLASH_WRProt_Pages44to47 OB_WRP_Pages44to23
|
||||||
|
#define FLASH_WRProt_Pages48to51 OB_WRP_Pages48to51
|
||||||
|
#define FLASH_WRProt_Pages52to55 OB_WRP_Pages52to55
|
||||||
|
#define FLASH_WRProt_Pages56to59 OB_WRP_Pages56to59
|
||||||
|
#define FLASH_WRProt_Pages60to63 OB_WRP_Pages60to63
|
||||||
|
|
||||||
|
|
||||||
|
#define FLASH_WRProt_AllPages OB_WRP_AllPages
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief FLASH memory functions that can be executed from FLASH.
|
||||||
|
*/
|
||||||
|
/* FLASH Interface configuration functions ************************************/
|
||||||
|
void FLASH_SetLatency(uint32_t FLASH_Latency);
|
||||||
|
void FLASH_PrefetchBufferCmd(FunctionalState NewState);
|
||||||
|
FlagStatus FLASH_GetPrefetchBufferStatus(void);
|
||||||
|
|
||||||
|
/* FLASH Memory Programming functions *****************************************/
|
||||||
|
void FLASH_Unlock(void);
|
||||||
|
void FLASH_Lock(void);
|
||||||
|
FLASH_Status FLASH_ErasePage(uint32_t Page_Address);
|
||||||
|
FLASH_Status FLASH_EraseAllPages(void);
|
||||||
|
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data);
|
||||||
|
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data);
|
||||||
|
|
||||||
|
/* FLASH Option Bytes Programming functions *****************************************/
|
||||||
|
void FLASH_OB_Unlock(void);
|
||||||
|
void FLASH_OB_Lock(void);
|
||||||
|
void FLASH_OB_Launch(void);
|
||||||
|
FLASH_Status FLASH_OB_Erase(void);
|
||||||
|
FLASH_Status FLASH_OB_EnableWRP(uint32_t OB_WRP);
|
||||||
|
FLASH_Status FLASH_OB_RDPConfig(uint8_t OB_RDP);
|
||||||
|
FLASH_Status FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY);
|
||||||
|
FLASH_Status FLASH_OB_BOOTConfig(uint8_t OB_BOOT1);
|
||||||
|
FLASH_Status FLASH_OB_BOOT0Config(uint8_t OB_BOOT0);
|
||||||
|
FLASH_Status FLASH_OB_BOOT0SWConfig(uint8_t OB_BOOT0SW);
|
||||||
|
FLASH_Status FLASH_OB_VDDAConfig(uint8_t OB_VDDA_ANALOG);
|
||||||
|
FLASH_Status FLASH_OB_SRAMParityConfig(uint8_t OB_SRAM_Parity);
|
||||||
|
FLASH_Status FLASH_OB_WriteUser(uint8_t OB_USER);
|
||||||
|
FLASH_Status FLASH_OB_ProgramData(uint32_t Address, uint8_t Data);
|
||||||
|
uint8_t FLASH_OB_GetUser(void);
|
||||||
|
uint32_t FLASH_OB_GetWRP(void);
|
||||||
|
FlagStatus FLASH_OB_GetRDP(void);
|
||||||
|
|
||||||
|
/* FLASH Interrupts and flags management functions **********************************/
|
||||||
|
void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState);
|
||||||
|
FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG);
|
||||||
|
void FLASH_ClearFlag(uint32_t FLASH_FLAG);
|
||||||
|
FLASH_Status FLASH_GetStatus(void);
|
||||||
|
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout);
|
||||||
|
|
||||||
|
/** @defgroup FLASH_Legacy
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define FLASH_EraseOptionBytes FLASH_OB_Erase
|
||||||
|
#define FLASH_EnableWriteProtection FLASH_OB_EnableWRP
|
||||||
|
#define FLASH_UserOptionByteConfig FLASH_OB_UserConfig
|
||||||
|
#define FLASH_ProgramOptionByteData FLASH_OB_ProgramData
|
||||||
|
#define FLASH_GetUserOptionByte FLASH_OB_GetUser
|
||||||
|
#define FLASH_GetWriteProtectionOptionByte FLASH_OB_GetWRP
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_FLASH_H */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
|
|
@ -0,0 +1,358 @@
|
||||||
|
/**
|
||||||
|
******************************************************************************
|
||||||
|
* @file stm32f0xx_gpio.h
|
||||||
|
* @author MCD Application Team
|
||||||
|
* @version V1.3.0
|
||||||
|
* @date 16-January-2014
|
||||||
|
* @brief This file contains all the functions prototypes for the GPIO
|
||||||
|
* firmware library.
|
||||||
|
******************************************************************************
|
||||||
|
* @attention
|
||||||
|
*
|
||||||
|
* <h2><center>© COPYRIGHT 2014 STMicroelectronics</center></h2>
|
||||||
|
*
|
||||||
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
||||||
|
* You may not use this file except in compliance with the License.
|
||||||
|
* You may obtain a copy of the License at:
|
||||||
|
*
|
||||||
|
* http://www.st.com/software_license_agreement_liberty_v2
|
||||||
|
*
|
||||||
|
* Unless required by applicable law or agreed to in writing, software
|
||||||
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
||||||
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||||
|
* See the License for the specific language governing permissions and
|
||||||
|
* limitations under the License.
|
||||||
|
*
|
||||||
|
******************************************************************************
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
||||||
|
#ifndef __STM32F0XX_GPIO_H
|
||||||
|
#define __STM32F0XX_GPIO_H
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
extern "C" {
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/* Includes ------------------------------------------------------------------*/
|
||||||
|
#include "stm32f0xx.h"
|
||||||
|
|
||||||
|
/** @addtogroup STM32F0xx_StdPeriph_Driver
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @addtogroup GPIO
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
/* Exported types ------------------------------------------------------------*/
|
||||||
|
|
||||||
|
#define IS_GPIO_ALL_PERIPH(PERIPH) (((PERIPH) == GPIOA) || \
|
||||||
|
((PERIPH) == GPIOB) || \
|
||||||
|
((PERIPH) == GPIOC) || \
|
||||||
|
((PERIPH) == GPIOD) || \
|
||||||
|
((PERIPH) == GPIOE) || \
|
||||||
|
((PERIPH) == GPIOF))
|
||||||
|
|
||||||
|
#define IS_GPIO_LIST_PERIPH(PERIPH) (((PERIPH) == GPIOA) || \
|
||||||
|
((PERIPH) == GPIOB))
|
||||||
|
|
||||||
|
/** @defgroup Configuration_Mode_enumeration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
GPIO_Mode_IN = 0x00, /*!< GPIO Input Mode */
|
||||||
|
GPIO_Mode_OUT = 0x01, /*!< GPIO Output Mode */
|
||||||
|
GPIO_Mode_AF = 0x02, /*!< GPIO Alternate function Mode */
|
||||||
|
GPIO_Mode_AN = 0x03 /*!< GPIO Analog In/Out Mode */
|
||||||
|
}GPIOMode_TypeDef;
|
||||||
|
|
||||||
|
#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_Mode_IN)|| ((MODE) == GPIO_Mode_OUT) || \
|
||||||
|
((MODE) == GPIO_Mode_AF)|| ((MODE) == GPIO_Mode_AN))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup Output_type_enumeration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
GPIO_OType_PP = 0x00,
|
||||||
|
GPIO_OType_OD = 0x01
|
||||||
|
}GPIOOType_TypeDef;
|
||||||
|
|
||||||
|
#define IS_GPIO_OTYPE(OTYPE) (((OTYPE) == GPIO_OType_PP) || ((OTYPE) == GPIO_OType_OD))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup Output_Maximum_frequency_enumeration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
GPIO_Speed_Level_1 = 0x00, /*!< I/O output speed: Low 2 MHz */
|
||||||
|
GPIO_Speed_Level_2 = 0x01, /*!< I/O output speed: Medium 10 MHz */
|
||||||
|
GPIO_Speed_Level_3 = 0x03 /*!< I/O output speed: High 50 MHz */
|
||||||
|
}GPIOSpeed_TypeDef;
|
||||||
|
|
||||||
|
#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_Speed_Level_1) || ((SPEED) == GPIO_Speed_Level_2) || \
|
||||||
|
((SPEED) == GPIO_Speed_Level_3))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup Configuration_Pull-Up_Pull-Down_enumeration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
GPIO_PuPd_NOPULL = 0x00,
|
||||||
|
GPIO_PuPd_UP = 0x01,
|
||||||
|
GPIO_PuPd_DOWN = 0x02
|
||||||
|
}GPIOPuPd_TypeDef;
|
||||||
|
|
||||||
|
#define IS_GPIO_PUPD(PUPD) (((PUPD) == GPIO_PuPd_NOPULL) || ((PUPD) == GPIO_PuPd_UP) || \
|
||||||
|
((PUPD) == GPIO_PuPd_DOWN))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup Bit_SET_and_Bit_RESET_enumeration
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
typedef enum
|
||||||
|
{
|
||||||
|
Bit_RESET = 0,
|
||||||
|
Bit_SET
|
||||||
|
}BitAction;
|
||||||
|
|
||||||
|
#define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief GPIO Init structure definition
|
||||||
|
*/
|
||||||
|
typedef struct
|
||||||
|
{
|
||||||
|
uint32_t GPIO_Pin; /*!< Specifies the GPIO pins to be configured.
|
||||||
|
This parameter can be any value of @ref GPIO_pins_define */
|
||||||
|
|
||||||
|
GPIOMode_TypeDef GPIO_Mode; /*!< Specifies the operating mode for the selected pins.
|
||||||
|
This parameter can be a value of @ref GPIOMode_TypeDef */
|
||||||
|
|
||||||
|
GPIOSpeed_TypeDef GPIO_Speed; /*!< Specifies the speed for the selected pins.
|
||||||
|
This parameter can be a value of @ref GPIOSpeed_TypeDef */
|
||||||
|
|
||||||
|
GPIOOType_TypeDef GPIO_OType; /*!< Specifies the operating output type for the selected pins.
|
||||||
|
This parameter can be a value of @ref GPIOOType_TypeDef */
|
||||||
|
|
||||||
|
GPIOPuPd_TypeDef GPIO_PuPd; /*!< Specifies the operating Pull-up/Pull down for the selected pins.
|
||||||
|
This parameter can be a value of @ref GPIOPuPd_TypeDef */
|
||||||
|
}GPIO_InitTypeDef;
|
||||||
|
|
||||||
|
/* Exported constants --------------------------------------------------------*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_Exported_Constants
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_pins_define
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define GPIO_Pin_0 ((uint16_t)0x0001) /*!< Pin 0 selected */
|
||||||
|
#define GPIO_Pin_1 ((uint16_t)0x0002) /*!< Pin 1 selected */
|
||||||
|
#define GPIO_Pin_2 ((uint16_t)0x0004) /*!< Pin 2 selected */
|
||||||
|
#define GPIO_Pin_3 ((uint16_t)0x0008) /*!< Pin 3 selected */
|
||||||
|
#define GPIO_Pin_4 ((uint16_t)0x0010) /*!< Pin 4 selected */
|
||||||
|
#define GPIO_Pin_5 ((uint16_t)0x0020) /*!< Pin 5 selected */
|
||||||
|
#define GPIO_Pin_6 ((uint16_t)0x0040) /*!< Pin 6 selected */
|
||||||
|
#define GPIO_Pin_7 ((uint16_t)0x0080) /*!< Pin 7 selected */
|
||||||
|
#define GPIO_Pin_8 ((uint16_t)0x0100) /*!< Pin 8 selected */
|
||||||
|
#define GPIO_Pin_9 ((uint16_t)0x0200) /*!< Pin 9 selected */
|
||||||
|
#define GPIO_Pin_10 ((uint16_t)0x0400) /*!< Pin 10 selected */
|
||||||
|
#define GPIO_Pin_11 ((uint16_t)0x0800) /*!< Pin 11 selected */
|
||||||
|
#define GPIO_Pin_12 ((uint16_t)0x1000) /*!< Pin 12 selected */
|
||||||
|
#define GPIO_Pin_13 ((uint16_t)0x2000) /*!< Pin 13 selected */
|
||||||
|
#define GPIO_Pin_14 ((uint16_t)0x4000) /*!< Pin 14 selected */
|
||||||
|
#define GPIO_Pin_15 ((uint16_t)0x8000) /*!< Pin 15 selected */
|
||||||
|
#define GPIO_Pin_All ((uint16_t)0xFFFF) /*!< All pins selected */
|
||||||
|
|
||||||
|
#define IS_GPIO_PIN(PIN) ((PIN) != (uint16_t)0x00)
|
||||||
|
|
||||||
|
#define IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || \
|
||||||
|
((PIN) == GPIO_Pin_1) || \
|
||||||
|
((PIN) == GPIO_Pin_2) || \
|
||||||
|
((PIN) == GPIO_Pin_3) || \
|
||||||
|
((PIN) == GPIO_Pin_4) || \
|
||||||
|
((PIN) == GPIO_Pin_5) || \
|
||||||
|
((PIN) == GPIO_Pin_6) || \
|
||||||
|
((PIN) == GPIO_Pin_7) || \
|
||||||
|
((PIN) == GPIO_Pin_8) || \
|
||||||
|
((PIN) == GPIO_Pin_9) || \
|
||||||
|
((PIN) == GPIO_Pin_10) || \
|
||||||
|
((PIN) == GPIO_Pin_11) || \
|
||||||
|
((PIN) == GPIO_Pin_12) || \
|
||||||
|
((PIN) == GPIO_Pin_13) || \
|
||||||
|
((PIN) == GPIO_Pin_14) || \
|
||||||
|
((PIN) == GPIO_Pin_15))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_Pin_sources
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
#define GPIO_PinSource0 ((uint8_t)0x00)
|
||||||
|
#define GPIO_PinSource1 ((uint8_t)0x01)
|
||||||
|
#define GPIO_PinSource2 ((uint8_t)0x02)
|
||||||
|
#define GPIO_PinSource3 ((uint8_t)0x03)
|
||||||
|
#define GPIO_PinSource4 ((uint8_t)0x04)
|
||||||
|
#define GPIO_PinSource5 ((uint8_t)0x05)
|
||||||
|
#define GPIO_PinSource6 ((uint8_t)0x06)
|
||||||
|
#define GPIO_PinSource7 ((uint8_t)0x07)
|
||||||
|
#define GPIO_PinSource8 ((uint8_t)0x08)
|
||||||
|
#define GPIO_PinSource9 ((uint8_t)0x09)
|
||||||
|
#define GPIO_PinSource10 ((uint8_t)0x0A)
|
||||||
|
#define GPIO_PinSource11 ((uint8_t)0x0B)
|
||||||
|
#define GPIO_PinSource12 ((uint8_t)0x0C)
|
||||||
|
#define GPIO_PinSource13 ((uint8_t)0x0D)
|
||||||
|
#define GPIO_PinSource14 ((uint8_t)0x0E)
|
||||||
|
#define GPIO_PinSource15 ((uint8_t)0x0F)
|
||||||
|
|
||||||
|
#define IS_GPIO_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == GPIO_PinSource0) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource1) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource2) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource3) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource4) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource5) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource6) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource7) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource8) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource9) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource10) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource11) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource12) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource13) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource14) || \
|
||||||
|
((PINSOURCE) == GPIO_PinSource15))
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_Alternate_function_selection_define
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief AF 0 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_0 ((uint8_t)0x00) /* WKUP, EVENTOUT, TIM15, SPI1, TIM17,
|
||||||
|
MCO, SWDAT, SWCLK, TIM14, BOOT,
|
||||||
|
USART1, CEC, IR_OUT, SPI2, TS, TIM3,
|
||||||
|
USART4, CAN, TIM3, USART2, USART3,
|
||||||
|
CRS, TIM16, TIM1 */
|
||||||
|
/**
|
||||||
|
* @brief AF 1 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_1 ((uint8_t)0x01) /* USART2, CEC, TIM3, USART1, IR,
|
||||||
|
EVENTOUT, I2C1, I2C2, TIM15, SPI2,
|
||||||
|
USART3, TS, SPI1 */
|
||||||
|
/**
|
||||||
|
* @brief AF 2 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_2 ((uint8_t)0x02) /* TIM2, TIM1, EVENTOUT, TIM16, TIM17,
|
||||||
|
USB */
|
||||||
|
/**
|
||||||
|
* @brief AF 3 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_3 ((uint8_t)0x03) /* TS, I2C1, TIM15, EVENTOUT */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief AF 4 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_4 ((uint8_t)0x04) /* TIM14, USART4, USART3, CRS, CAN,
|
||||||
|
I2C1 */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief AF 5 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_5 ((uint8_t)0x05) /* TIM16, TIM17, TIM15, SPI2, I2C2,
|
||||||
|
MCO, I2C1, USB */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @brief AF 6 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_6 ((uint8_t)0x06) /* EVENTOUT */
|
||||||
|
/**
|
||||||
|
* @brief AF 7 selection
|
||||||
|
*/
|
||||||
|
#define GPIO_AF_7 ((uint8_t)0x07) /* COMP1 OUT and COMP2 OUT */
|
||||||
|
|
||||||
|
#define IS_GPIO_AF(AF) (((AF) == GPIO_AF_0) || ((AF) == GPIO_AF_1) || \
|
||||||
|
((AF) == GPIO_AF_2) || ((AF) == GPIO_AF_3) || \
|
||||||
|
((AF) == GPIO_AF_4) || ((AF) == GPIO_AF_5) || \
|
||||||
|
((AF) == GPIO_AF_6) || ((AF) == GPIO_AF_7))
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/** @defgroup GPIO_Speed_Legacy
|
||||||
|
* @{
|
||||||
|
*/
|
||||||
|
|
||||||
|
#define GPIO_Speed_2MHz GPIO_Speed_Level_1 /*!< I/O output speed: Low 2 MHz */
|
||||||
|
#define GPIO_Speed_10MHz GPIO_Speed_Level_2 /*!< I/O output speed: Medium 10 MHz */
|
||||||
|
#define GPIO_Speed_50MHz GPIO_Speed_Level_3 /*!< I/O output speed: High 50 MHz */
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/* Exported macro ------------------------------------------------------------*/
|
||||||
|
/* Exported functions ------------------------------------------------------- */
|
||||||
|
/* Function used to set the GPIO configuration to the default reset state *****/
|
||||||
|
void GPIO_DeInit(GPIO_TypeDef* GPIOx);
|
||||||
|
|
||||||
|
/* Initialization and Configuration functions *********************************/
|
||||||
|
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct);
|
||||||
|
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct);
|
||||||
|
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
|
||||||
|
|
||||||
|
/* GPIO Read and Write functions **********************************************/
|
||||||
|
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
|
||||||
|
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx);
|
||||||
|
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
|
||||||
|
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx);
|
||||||
|
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
|
||||||
|
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
|
||||||
|
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal);
|
||||||
|
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal);
|
||||||
|
|
||||||
|
/* GPIO Alternate functions configuration functions ***************************/
|
||||||
|
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF);
|
||||||
|
|
||||||
|
#ifdef __cplusplus
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#endif /* __STM32F0XX_GPIO_H */
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/**
|
||||||
|
* @}
|
||||||
|
*/
|
||||||
|
|
||||||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|
||||||
Some files were not shown because too many files have changed in this diff Show More
Loading…
Reference in New Issue