2016-05-12 19:32:55 +00:00
|
|
|
#include "skeleton.dtsi"
|
2016-07-27 21:24:51 +00:00
|
|
|
#include <dt-bindings/clock/tegra186-clock.h>
|
2016-07-18 18:15:03 +00:00
|
|
|
#include <dt-bindings/gpio/tegra186-gpio.h>
|
2016-05-12 19:32:55 +00:00
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
2016-07-27 21:24:49 +00:00
|
|
|
#include <dt-bindings/mailbox/tegra186-hsp.h>
|
2016-07-27 21:24:51 +00:00
|
|
|
#include <dt-bindings/reset/tegra186-reset.h>
|
2016-05-12 19:32:55 +00:00
|
|
|
|
|
|
|
/ {
|
|
|
|
compatible = "nvidia,tegra186";
|
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
|
2016-07-27 21:24:51 +00:00
|
|
|
gpio_main: gpio@2200000 {
|
2016-05-12 19:32:55 +00:00
|
|
|
compatible = "nvidia,tegra186-gpio";
|
|
|
|
reg-names = "security", "gpio";
|
|
|
|
reg =
|
|
|
|
<0x0 0x2200000 0x0 0x10000>,
|
|
|
|
<0x0 0x2210000 0x0 0x10000>;
|
|
|
|
interrupts =
|
|
|
|
<GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
<GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
uarta: serial@3100000 {
|
|
|
|
compatible = "nvidia,tegra186-uart", "nvidia,tegra20-uart";
|
|
|
|
reg = <0x0 0x03100000 0x0 0x10000>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-07-27 21:24:51 +00:00
|
|
|
sdhci@3400000 {
|
|
|
|
compatible = "nvidia,tegra186-sdhci";
|
|
|
|
reg = <0x0 0x03400000 0x0 0x200>;
|
|
|
|
resets = <&bpmp TEGRA186_RESET_SDMMC1>;
|
|
|
|
reset-names = "sdmmc";
|
|
|
|
clocks = <&bpmp TEGRA186_CLK_SDMMC1>;
|
|
|
|
clock-names = "sdmmc";
|
|
|
|
interrupts = <GIC_SPI 62 0x04>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-05-12 19:32:55 +00:00
|
|
|
sdhci@3460000 {
|
|
|
|
compatible = "nvidia,tegra186-sdhci";
|
|
|
|
reg = <0x0 0x03460000 0x0 0x200>;
|
2016-07-27 21:24:51 +00:00
|
|
|
resets = <&bpmp TEGRA186_RESET_SDMMC4>;
|
|
|
|
reset-names = "sdmmc";
|
|
|
|
clocks = <&bpmp TEGRA186_CLK_SDMMC4>;
|
|
|
|
clock-names = "sdmmc";
|
2016-05-12 19:32:55 +00:00
|
|
|
interrupts = <GIC_SPI 31 0x04>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-06-17 15:43:57 +00:00
|
|
|
hsp: hsp@3c00000 {
|
|
|
|
compatible = "nvidia,tegra186-hsp";
|
|
|
|
reg = <0x0 0x03c00000 0x0 0xa0000>;
|
|
|
|
interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;
|
2016-07-27 21:24:49 +00:00
|
|
|
interrupt-names = "doorbell";
|
|
|
|
#mbox-cells = <2>;
|
2016-06-17 15:43:57 +00:00
|
|
|
};
|
|
|
|
|
2016-07-27 21:24:51 +00:00
|
|
|
gpio_aon: gpio@c2f0000 {
|
2016-05-12 19:32:55 +00:00
|
|
|
compatible = "nvidia,tegra186-gpio-aon";
|
|
|
|
reg-names = "security", "gpio";
|
|
|
|
reg =
|
|
|
|
<0x0 0xc2f0000 0x0 0x1000>,
|
|
|
|
<0x0 0xc2f1000 0x0 0x1000>;
|
|
|
|
interrupts =
|
|
|
|
<GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
};
|
2016-07-27 21:24:51 +00:00
|
|
|
|
|
|
|
sysram@30000000 {
|
|
|
|
compatible = "nvidia,tegra186-sysram", "mmio-sram";
|
|
|
|
reg = <0x0 0x30000000 0x0 0x50000>;
|
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <2>;
|
|
|
|
ranges = <0 0x0 0x0 0x30000000 0x0 0x50000>;
|
|
|
|
|
|
|
|
sysram_cpu_bpmp_tx: shmem@4e000 {
|
|
|
|
compatible = "nvidia,tegra186-bpmp-shmem";
|
|
|
|
reg = <0x0 0x4e000 0x0 0x1000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
sysram_cpu_bpmp_rx: shmem@4f000 {
|
|
|
|
compatible = "nvidia,tegra186-bpmp-shmem";
|
|
|
|
reg = <0x0 0x4f000 0x0 0x1000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
bpmp: bpmp {
|
|
|
|
compatible = "nvidia,tegra186-bpmp";
|
|
|
|
mboxes = <&hsp HSP_MBOX_TYPE_DB HSP_DB_MASTER_BPMP>;
|
|
|
|
/*
|
|
|
|
* In theory, these references, and the configuration in the
|
|
|
|
* node these reference point at, are board-specific, since
|
|
|
|
* they depend on the BCT's memory carve-out setup, the
|
|
|
|
* firmware that's actually loaded onto the BPMP, etc. However,
|
|
|
|
* in practice, all boards are likely to use identical values.
|
|
|
|
*/
|
|
|
|
shmem = <&sysram_cpu_bpmp_tx &sysram_cpu_bpmp_rx>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
#power-domain-cells = <1>;
|
|
|
|
#reset-cells = <1>;
|
2016-07-29 19:15:04 +00:00
|
|
|
|
|
|
|
bpmp_i2c: i2c {
|
|
|
|
compatible = "nvidia,tegra186-bpmp-i2c";
|
|
|
|
nvidia,bpmp = <&bpmp>;
|
|
|
|
nvidia,bpmp-bus-id = <5>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2016-07-27 21:24:51 +00:00
|
|
|
};
|
2016-05-12 19:32:55 +00:00
|
|
|
};
|